IP Library Granted Patent US 10,909,931
Granted Patent B2
US 10,909,931 · App. 16/680,256 · Granted Feb 2, 2021

Display device

Inventors: Byung Sun Kim (Yongin-si, KR); Sun Ja Kwon (Yongin-si, KR); Yang Wan Kim (Yongin-si, KR); Hyun Ae Park (Yongin-si, KR); Hyung Jun Park (Yongin-si, KR); Su Jin Lee (Yongin-si, KR); Jae Yong Lee (Yongin-si, KR); Yu Jin Jeon (Yongin-si, KR)
Assignee: Samsung Display Co., Ltd.
G09G3/3266G09G3/3233G09G3/3275G09G2300/0413G09G2300/0426G09G2300/0814G09G2300/0819G09G2300/0842G09G2300/0861G09G2310/0232G09G2310/0281G09G2310/0286G09G2310/08G09G2320/0233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,909,931
App. No.
16/680,256
Granted
Feb 2, 2021
Kind
B2
Abstract

A display device includes first pixels configured to be positioned in a first pixel area and configured to be connected to first scan lines; first scan stage circuits configured to be positioned in a first peripheral area that is positioned outside the first pixel area and configured to supply first scan signals to the first scan lines; second pixels configured to be positioned in a second pixel area and configured to be connected to second scan lines; and second scan stage circuits configured to be positioned in a second peripheral area that is positioned outside the second pixel area and configured to supply second scan signals to the second scan lines. A gap between adjacent second scan stage circuits is larger than a gap between adjacent first scan stage circuits.

Claims (45)

1. A display device comprising:

first pixels configured to be positioned in a first pixel area and configured to be connected to first scan lines;

first scan stage circuits configured to be positioned in a first peripheral area that is positioned outside the first pixel area and configured to supply first scan signals to the first scan lines;

second pixels configured to be positioned in a second pixel area and configured to be connected to second scan lines;

second scan stage circuits configured to be positioned in a second peripheral area that is positioned outside the second pixel area and configured to supply second scan signals to the second scan lines; and

dummy scan stage circuits configured to be positioned between adjacent second scan stage circuits.

2. The display device according to claim 1 , wherein a number of the dummy scan stage circuits is set differently according to a position.

3. The display device according to claim 2 ,

wherein the second scan stage circuits include a first pair of the adjacent second scan stage circuits and a second pair of the adjacent second scan stage circuits,

wherein the dummy scan stage circuits comprise:

at least one first dummy scan stage circuit that is disposed between the first pair of the adjacent second scan stage circuits; and

second dummy scan stage circuits that are disposed between the second pair of the adjacent second scan stage circuits, and

wherein a number of the second dummy scan stage circuits is larger than a number of the first dummy scan stage circuit.

4. The display device according to claim 3 , wherein the second pair of the adjacent second scan stage circuits is farther away from the first peripheral area than the first pair of the adjacent second scan stage circuits.

5. The display device according to claim 1 , wherein a first group of adjacent stages comprises N of the second scan stage circuits and M of the dummy scan stage circuits,

wherein a second group of adjacent stages comprises P of the second scan stage circuits and Q of the dummy scan stage circuits,

wherein N, M, P, and Q are integers greater than 0,

wherein N and P are different, and

wherein N+M equals to P+Q.

6. The display device according to claim 5 ,

wherein N is greater than P, and

wherein the second group of adjacent stages is farther away from the first peripheral area than the first group of adjacent stages.

7. A display device comprising:

first pixels configured to be positioned in a first pixel area;

second pixels configured to be positioned in a second pixel area;

first emission stage circuits configured to be positioned in a first peripheral area and configured to supply first emission control signals to the first pixels through first emission control lines;

second emission stage circuits configured to be positioned in a second peripheral area and configured to supply second emission control signals to the second pixels through second emission control lines; and

dummy emission stage circuits configured to be positioned between adjacent second emission stage circuits.

8. The display device according to claim 7 , wherein a number of the dummy emission stage circuits is set differently according to a position.

9. The display device according to claim 8 ,

wherein the second emission stage circuits include a first pair of the adjacent second emission stage circuits and a second pair of the adjacent second emission stage circuits,

wherein the dummy emission stage circuits comprise:

at least one first dummy emission stage circuit that is disposed between the first pair of the adjacent second emission stage circuits; and

second dummy emission stage circuits that are disposed between the second pair of the adjacent second emission stage circuits, and

wherein a number of the second dummy emission stage circuits is larger than a number of the first dummy emission stage circuit.

10. The display device according to claim 9 , wherein the second pair of the adjacent second emission stage circuits is farther away from the first peripheral area than the first pair of the adjacent second emission stage circuits.

11. The display device according to claim 7 ,

wherein a first group of adjacent stages comprises N of the second emission stage circuits and M of the dummy emission stage circuits,

wherein a second group of adjacent stages comprises P of the second emission stage circuits and Q of the dummy emission stage circuits,

wherein N, M, P, and Q are integers greater than 0,

wherein N and P are different, and

wherein N+M equals to P+Q.

12. The display device according to claim 11 ,

wherein N is greater than P, and

wherein the second group of adjacent stages is farther away from the first peripheral area than the first group of adjacent stages.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 11, 2019
From: KIM, BYUNG SUN; KWON, SUN JA; KIM, YANG WAN; PARK, HYUN AE; PARK, HYUNG JUN; LEE, SU JIN; LEE, JAE YONG; JEON, YU JIN
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 050988/0588 →
Priority Claims (1)
KR 10-2016-0117555 · Sep 12, 2016 · national
Continuity (2)
Continuation 15492758 · Apr 20, 2017
Related Publication 20200082763A1 · Mar 12, 2020