IP Library › Granted Patent US 11,133,364
Granted Patent B2
US 11,133,364 · App. 16/681,488 · Granted Sep 28, 2021

Light emitting diode display device

Inventors: Jun-Woo Hyung (Seongnam-si, KR); Young-Cheol Jeong (Hwaseong-si, KR); Seung-Hoon Lee (Hwaseong-si, KR); Young-Ran Son (Seoul, KR); Jee-Hyun Lee (Seoul, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L27/3262H01L27/3265H01L27/3276G09G3/3233G09G2300/0819G09G2320/0257H01L27/1214H01L2227/323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,133,364
App. No.
16/681,488
Granted
Sep 28, 2021
Kind
B2
Abstract

A light emitting diode display device includes a substrate, a first layer disposed on the substrate, a first transistor disposed on the first layer and including a first gate electrode, and a light emitting diode connected to the first transistor, wherein the first layer may overlap the first gate electrode, and may include a first region including a first material and a second region including a second material different from the first material, the first material may include amorphous silicon doped with impurities, and the second material may include amorphous silicon.

Claims (64)

1. A light emitting diode display device comprising:

a substrate;

a first layer disposed on the substrate;

a first transistor disposed on the first layer and including a first gate electrode; and

a light emitting diode electrically connected to the first transistor,

wherein the first layer overlaps the first gate electrode, and includes a first region including a first material and

a second region including a second material different from the first material,

the first material includes amorphous silicon doped with impurities, and the second material includes amorphous silicon.

2. The light emitting diode display device of claim 1 , wherein

the first region has conductivity.

3. The light emitting diode display device of claim 1 , further comprising

a first gate conductor disposed on the first layer,

wherein the first gate conductor includes a first scan line, a second scan line, a light emitting control line, and the first gate electrode.

4. The light emitting diode display device of claim 3 , wherein

the first region has substantially a same shape as that of the first gate conductor in a plan view.

5. The light emitting diode display device of claim 3 , wherein

the first region includes at least one of

a first sub-region overlapping the second scan line,

a second sub-region overlapping the first scan line,

a third sub-region overlapping the first gate electrode, and

a fourth sub-region overlapping the light emitting control line.

6. The light emitting diode display device of claim 5 , wherein

the first sub-region, the second sub-region, and the fourth sub-region extend along a first direction.

7. The light emitting diode display device of claim 1 , wherein

the light emitting diode display includes a second gate conductor disposed on the first layer, and

the second gate conductor includes a parasitic capacitor control pattern, a storage line, and an initializing voltage line.

8. The light emitting diode display device of claim 7 , wherein

the first region has substantially a same planar shape as that of the second gate conductor.

9. The light emitting diode display device of claim 7 , wherein

the first region includes at least one of

a first sub-region overlapping the initializing voltage line,

a second sub-region overlapping the parasitic capacitor control pattern, and

a third sub-region overlapping the storage line.

10. The light emitting diode display device of claim 9 , wherein

the first sub-region and the third sub-region extend along the first direction.

11. The light emitting diode display device of claim 1 , wherein

the first region overlaps the first transistor.

12. The light emitting diode display device of claim 1 , wherein

the first region receives a constant voltage.

13. The light emitting diode display device of claim 1 , wherein

a driving voltage is applied to the first region.

14. The light emitting diode display device of claim 1 , wherein

a thickness of the first region is reduced toward an end of the first region.

15. The light emitting diode display device of claim 1 , wherein

a thickness of the first region is smaller than a thickness of the first layer.

16. The light emitting diode display device of claim 1 , wherein

a thickness of the first region is equal to a thickness of the first layer.

17. A light emitting diode display device comprising:

a substrate;

a first layer disposed on the substrate;

a first transistor disposed on the first layer, and

a light emitting diode electrically connected to the first transistor,

wherein the first layer includes a first region overlapping the first transistor and having conductivity, and a second region including a semiconductor material, and

wherein the first layer overlaps an entirety of the display area of the substrate.

18. The light emitting diode display device of claim 17 , wherein

the substrate includes a display area in which the light emitting diode is disposed and a peripheral area surrounding the display area, and

the first region receives a predetermined voltage from the peripheral area.

19. The light emitting diode display device of claim 17 , further comprising

a first gate conductor disposed on the first layer,

wherein the first gate conductor includes a first scan line, a second scan line, a light emitting control line, and a first gate electrode, and

the first region overlaps the first gate conductor.

20. The light emitting diode display device of claim 18 , further comprising a second gate conductor disposed on the first layer,

wherein the second gate conductor includes a parasitic capacitor control pattern, a storage line, and an initializing voltage line, and

the first region overlaps the second gate conductor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 13, 2019
From: HYUNG, JUN-WOO; JEONG, YOUNG-CHEOL; LEE, SEUNG-HOON; SON, YOUNG-RAN; LEE, JEE-HYUN
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 050993/0832 →
Priority Claims (1)
KR 10-2018-0167472 · Dec 21, 2018 · national
Continuity (1)
Related Publication 20200203456A1 · Jun 25, 2020