IP Library Granted Patent US 11,264,539
Granted Patent B2
US 11,264,539 · App. 16/684,882 · Granted Mar 1, 2022

Light emitting diodes containing deactivated regions and methods of making the same

Inventors: Max Batres (Fremont, CA); Fariba Danesh (Los Altos Hills, CA); Michael J. Cich (Fremont, CA); Zhen Chen (Dublin, CA)
Assignee: NANOSYS, INC.
H01L33/325H01L25/0753H01L33/0075H01L33/46
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,264,539
App. No.
16/684,882
Granted
Mar 1, 2022
Kind
B2
Abstract

A light emitting device (LED) includes an n-doped semiconductor material layer, an active region including an optically active compound semiconductor layer stack configured to emit light located on the n-doped semiconductor material layer, a p-doped semiconductor material layer located on the active region, an anode contact contacting the p-doped semiconductor material layer, a reflector overlying and electrically connected to the anode contact, and a device-side bonding pad layer located on the reflector. The p-doped semiconductor material layer includes an electrically active region that is at least partially covered by the anode contact and an inactive region that an electrical conductivity less than 30% of the electrically active region.

Claims (21)

1. A light emitting diode (LED), comprising:

an n-doped semiconductor material layer;

an active region including an optically active compound semiconductor layer stack configured to emit light located on the n-doped semiconductor material layer;

a p-doped semiconductor material layer located on the active region;

an anode contact contacting the p-doped semiconductor material layer, wherein the p-doped semiconductor material layer includes an electrically active region that is at least partially covered by the anode contact and an inactive region that has an electrical conductivity less than 30% of the electrically active region;

a reflector overlying and electrically connected to the anode contact; and

a device-side bonding pad layer located on the reflector.

2. The LED of claim 1 , wherein the electrical conductivity of the inactive region is less than 10% of the electrical conductivity of the electrically active region.

3. The LED of claim 2 , wherein:

the electrically active region has electrical conductivity in a range from 1.0×10 5 S/m to 1.0×10 7 S/m; and

the inactive region has electrical conductivity in a range from 1.0×10 −4 S/m to 1.0×10 4 S/m.

4. The LED of claim 1 , wherein the inactive region has a lesser thickness than the electrically active region.

5. The LED of claim 1 , wherein the inactive region has a crystalline defect density that is at least ten times a crystalline defect density of the electrically active region.

6. The LED of claim 1 , wherein:

the p-doped semiconductor material layer comprises a magnesium doped gallium nitride layer; and

the inactive region and the electrically active region comprise portions of the magnesium doped gallium nitride layer that are doped with magnesium at the same atomic concentration.

7. The LED of claim 1 , wherein the entire electrically active region underlies the anode contact, a first portion of the inactive region underlies the anode contact, and a second portion of the inactive region does not underlie the anode contact.

8. The LED of claim 1 , wherein the entire electrically active region underlies the anode contact and the entire inactive region does not underlie the anode contact.

9. The LED of claim 1 , wherein an area of an interface between the electrically active region and the anode contact is equal to an area which during LED operation will produce a current density in a range from 0.90 times a peak external quantum efficiency of the LED and the peak external quantum efficiency of the LED.

10. The LED of claim 1 , wherein a ratio of the area of interface between the electrically active region and the anode contact to a total area of the LED is in a range from 0.0001 to 0.25.

11. A direct view display device comprising multiple instances of the LED of claim 1 arranged in an array configuration on a backplane, wherein each of the LEDs comprises a micro LED subpixel of the direct view display device.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2024
From: GLO TECHNOLOGIES LLC
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 068297/0220 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2023
From: SYSONAN, INC.
To: GLO TECHNOLOGIES LLC
Reel/Frame 065178/0210 →
CHANGE OF NAME Recorded Oct 5, 2023
From: NANOSYS, INC.
To: SYSONAN, INC.
Reel/Frame 065156/0416 →
TERMINATION AND RELEASE OF PATENT SECURITY AGREEMENT RECORDED AT REEL 059569 / FRAME 0840 Recorded Sep 7, 2023
From: FORTRESS CREDIT CORP.,
To: NANOSYS, INC.
Reel/Frame 064836/0263 →
SECURITY INTEREST Recorded Apr 1, 2022
From: NANOSYS, INC.
To: FORTRESS CREDIT CORP., AS AGENT
Reel/Frame 059569/0840 →
NUNC PRO TUNC ASSIGNMENT Recorded Aug 13, 2021
From: GLO AB
To: NANOSYS, INC.
Reel/Frame 057184/0564 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2020
From: BATRES, MAX; DANESH, FARIBA; CICH, MICHAEL J.; CHEN, ZHEN
To: GLO AB
Reel/Frame 051868/0535 →