IP Library Granted Patent US 11,211,542
Granted Patent B2
US 11,211,542 · App. 16/687,722 · Granted Dec 28, 2021

Cryogenic refrigeration for low temperature devices

Inventors: Steven J. Holmes (Ossining, NY); Devendra K. Sadana (Pleasantville, NY); Stephen W. Bedell (Wappingers Falls, NY); Ning Li (White Plains, NY)
Assignee: International Business Machines Corporation
H01L39/18H01L23/34H01L25/18H01L27/18H01L35/04H01L39/12H01L39/24H01L35/20H01L35/225
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,211,542
App. No.
16/687,722
Granted
Dec 28, 2021
Kind
B2
Abstract

An active cooling structure, comprising a non-superconducting layer, a superconducting layer, and an array of Superconductor-Insulator-Normal Metal (NIS) tunnel junctions. The non-superconducting layer may comprise a plurality of non-superconducting traces. The superconducting layer may comprise a plurality of superconducting traces. The array of Superconductor-Insulator-Normal Metal (NIS) tunnel junctions may be located between the plurality of non-superconducting traces and the plurality of superconducting traces.

Claims (66)

1. An active cooling structure, comprising:

a non-superconducting layer comprising a plurality of non-superconducting traces;

a superconductor layer comprising a plurality of superconducting traces,

wherein the plurality of non-superconducting traces run orthogonal to the plurality of superconducting traces; and

a grid of Superconductor-Insulator-Normal Metal (NIS) tunnel junctions between the plurality of non-superconducting traces and the plurality of superconducting traces.

2. The active cooling structure of claim 1 , further comprising a first plurality of common pads that electrically connect the plurality of superconducting traces in parallel.

3. The active cooling structure of claim 2 , further comprising a second plurality of common pads that electrically connect the plurality of non-superconducting traces in parallel.

4. The active cooling structure of claim 1 , further comprising an insulator layer between the non-superconducting layer and the superconductor layer.

5. The active cooling structure of claim 4 , wherein:

the non-superconducting layer comprises silver;

the insulator layer comprises silicon dioxide; and

the superconductor layer comprises aluminum.

6. The active cooling structure of claim 4 , wherein:

the non-superconducting layer comprises silver;

the insulator layer comprises silicon dioxide; and

the superconductor layer comprises niobium.

7. The active cooling structure of claim 4 , wherein:

the non-superconducting layer comprises silver;

the insulator layer comprises hafnium dioxide; and

the superconductor layer comprises aluminum.

8. The active cooling structure of claim 4 , wherein:

the non-superconducting layer comprises silver;

the insulator layer comprises hafnium dioxide; and

the superconductor layer comprises niobium.

9. A quantum processor, comprising:

a first substrate, wherein the first substrate comprises a first surface and a second surface;

a plurality of qubits formed on the first substrate; and

an active cooling structure in thermal communication with the qubits, the active cooling structure comprising:

a non-superconducting layer;

a superconductor layer; and

an insulator layer between the non-superconducting layer and the superconductor layer;

wherein the plurality of qubits are formed on the first surface and the active cooling structure is formed on the second surface.

10. The quantum processor of claim 9 , wherein:

the non-superconducting layer comprises a plurality of non-superconducting traces;

the superconductor layer comprises a plurality of superconducting traces orthogonal to the plurality of non-superconducting traces; and

a grid of Superconductor-Insulator-Normal Metal (NIS) tunnel junctions formed between the plurality of non-superconducting traces and the plurality of superconducting traces.

11. The quantum processor of claim 9 , wherein the active cooling structure is adjacent to the plurality qubits.

12. The quantum processor of claim 9 , wherein the active cooling structure is between the plurality of qubits.

13. The quantum processor of claim 9 , wherein:

the non-superconducting layer consists essentially of a flat plane of non-superconducting material; and

the superconductor layer consists essentially of a flat plane of superconductor material.

14. The quantum processor of claim 9 , wherein:

the non-superconducting layer comprises a plurality of non-superconducting traces;

the superconductor layer comprises a plurality of superconducting traces orthogonal to the plurality of non-superconducting traces; and

a grid of Superconductor-Insulator-Normal Metal (NIS) tunnel junctions formed between the plurality of non-superconducting traces and the plurality of superconducting traces.

15. The quantum processor of claim 14 , wherein the active cooling structure further comprises:

a first plurality of common pads that electrically connects the plurality of superconducting traces in parallel; and

a second plurality of common pads that electrically connects the plurality of non-superconducting traces in parallel.

16. A quantum processor, comprising:

a first substrate;

a second substrates a plurality of qubits formed on the first substrate; and

an active cooling structure in thermal communication with the qubits, the active cooling structure comprising:

a non-superconducting layer;

a superconductor layer; and

an insulator layer between the non-superconducting layer and the superconductor layer;

wherein the plurality of qubits are formed on the first substrate and the active cooling structure is formed on the second substrate.

17. The quantum processor of claim 16 , wherein:

the first substrate comprises a first surface and a second surface;

the second substrate comprises a third surface and a fourth surface; and

the plurality of qubits are formed on the first surface of the first substrate and the active cooling structure is formed on the third surface of the second substrate.

18. The quantum processor of claim 17 , wherein the second surface is in contact with the fourth surface.

19. The quantum processor of claim 16 , further comprising a fluid channel between the first substrate and the second substrate.

20. The quantum processor of claim 16 , wherein:

the non-superconducting layer comprises a plurality of non-superconducting traces;

the superconductor layer comprises a plurality of superconducting traces orthogonal to the plurality of non-superconducting traces; and

a grid of Superconductor-Insulator-Normal Metal (NIS) tunnel junctions formed between the plurality of non-superconducting traces and the plurality of superconducting traces.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2019
From: HOLMES, STEVEN J.; SADANA, DEVENDRA K.; BEDELL, STEPHEN W.; LI, NING
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 051044/0276 →
Continuity (1)
Related Publication 20210151653A1 · May 20, 2021
Cited By (1)
US 12,422,180