IP Library › Granted Patent US 11,558,217
Granted Patent B2
US 11,558,217 · App. 16/694,432 · Granted Jan 17, 2023

Bus converter

Inventors: Frank Quakernack (Bielefeld, DE); Hans-Herbert Kirste (Minden, DE)
Assignee: WAGO Verwaltungsgesellschaft mbH
H04L12/40019H04L12/40032H04L12/422H04L12/4625H04L12/5601H04L2012/4026H04L2012/5681
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,558,217
App. No.
16/694,432
Granted
Jan 17, 2023
Kind
B2
Abstract

A device for coupling a fieldbus to a local bus for connection to at least one data bus subscriber, the device comprising a first unit that is connectable to the fieldbus and is adapted for sending and receiving data via the fieldbus; a second unit that is connectable to the local bus and is adapted for sending and receiving data via the local bus in at least one data packet; a data management unit that is connected to the first unit and the second unit, wherein the data management unit is adapted for transferring first symbols from data received via said first unit to said second unit in a sequence-dependent manner; and wherein the second unit is adapted to send at least one data packet including the first symbols on the local bus. In addition, a corresponding method for transferring data is described.

Claims (34)

1. A device for coupling a fieldbus to a local bus for connecting to at least one data bus subscriber, the local bus being a ring bus, the device comprising:

a field bus core connectable to the fieldbus and adapted to send and receive data via the fieldbus;

a local bus core connectable to the local bus and adapted to send and receive data via the local bus in at least one data packet; and

a data management unit connected to the field bus core and the local bus core, the data management unit being adapted to transfer first symbols from data received via the field bus core to the local bus core in a sequence-dependent manner such that the first symbols are transferred to the local bus core in a same sequence in which the symbols are received from the field bus core; and the local bus core being adapted to generate and send local-bus compliant data packets including the first symbols on the local bus.

2. The device according to claim 1 , wherein the data management unit is adapted to prepend and/or append additional symbols to the first symbols.

3. The device according to claim 1 , wherein the data management unit is adapted to temporarily store the first symbols.

4. The device according to claim 1 , wherein the local bus core is adapted to generate the local-bus compliant data packets comprising the first symbols and to send the local-bus compliant data packets on the local bus.

5. The device according to claim 1 , wherein the local bus core is adapted to receive the local-bus compliant data packets from the local bus, and

wherein the local-bus compliant data packets contains second symbols.

6. The device according to claim 1 , wherein the local bus core is additionally adapted to manipulate the first symbols.

7. The device according to claim 4 , wherein cycle times of a cycle frame for the local-bus compliant data packets are adapted to the cycle times of the fieldbus.

8. The device according to claim 1 , wherein the data management unit comprises a first master interface that is connected to a slave interface of the field bus core, and/or

wherein the data management unit comprises a second master interface that is connected to a slave interface of the local bus core.

9. The device according to claim 8 , wherein the data management unit comprises a first data transfer unit, and

wherein the first data transfer unit is adapted to read the first symbols from a buffer of the field bus core via the first master interface based on first instructions, and write these symbols into a buffer of the local bus core via the second master interface.

10. The device according to claim 9 , wherein the data management unit is adapted to send the received first symbols to the local bus core via the second master interface using the first data transfer unit when a validity of the received first symbols is indicated.

11. The device according to claim 1 , wherein the data management unit comprises a second data transfer unit, and

wherein the second data transfer unit is adapted to read second symbols from a buffer of the local bus core via the second master interface based on second instructions, and to write these symbols into a buffer of the field bus core via the first master interface.

12. The device according to claim 11 , wherein the data management unit is adapted to write the second symbols into the buffer of the field bus core via the first master interface using the second data transfer unit when a validity of the second symbols is indicated.

13. The device according to claim 1 , further comprising a computing unit adapted to control the field bus core and/or the data management unit and/or the local bus core and/or to evaluate the first symbols.

14. The device according to claim 1 , wherein the field bus core is adapted to check the validity of the data packets received via the fieldbus, and the local bus core is adapted to check the validity of the local-bus compliant data packets received via the local bus.

15. The device according to claim 1 , wherein the field bus core is adapted for serial sending and receiving of data via the fieldbus,

wherein the local bus core is adapted for serial sending and receiving of data via the local bus,

wherein the data management unit is connected to the field bus core via a parallel bus, and

wherein the data management unit is connected to the local bus core via a parallel bus.

16. The device according to claim 1 , wherein the field bus core is a first logic circuit for communication with the fieldbus,

wherein the local bus core is a second logic circuit for communication with the local bus, and

wherein the first logic circuit and the second logic circuit are adapted to perform computational operations independently of one another.

17. The device according to claim 1 , wherein the symbols include process data.

18. The device according to claim 1 , wherein the field bus is a higher level bus than the local bus.

19. A method for transferring data between a fieldbus and a local bus, in particular a ring bus, wherein at least one data bus subscriber is connected to the local bus, the method comprising:

receiving data at a first unit via the fieldbus, the received data having first symbols;

transferring the first symbols sequence-dependently into a second unit, such that the first symbols are transferred to the second unit in a same sequence in which the symbols are received from the first unit; and

generating and sending local-bus compliant data packets on the local bus from the second unit, including the first symbols.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2020
From: QUAKERNACK, FRANK; KIRSTE, HANS-HERBERT
To: WAGO VERWALTUNGSGESELLSCHAFT MBH
Reel/Frame 053262/0738 →
Priority Claims (1)
DE 10 2017 208 824.9 · May 24, 2017 · national
Continuity (2)
Continuation PCTEP2018062971 · May 17, 2018
Related Publication 20200092133A1 · Mar 19, 2020