IP Library › Granted Patent US 11,449,246
Granted Patent B2
US 11,449,246 · App. 16/705,841 · Granted Sep 20, 2022

Memory module capable of reducing power consumption and semiconductor system including the same

Inventor: Jung Hyun Kim (Hwaseong-si, KR)
Assignee: SK hynix Inc.
G06F3/0625G06F1/3275G06F1/3296G06F3/0634G06F3/0679G11C5/04G11C7/04G11C11/40G11C11/406G11C11/4074G11C5/148G11C11/40626Y02D10/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,449,246
App. No.
16/705,841
Granted
Sep 20, 2022
Kind
B2
Abstract

A memory module may include a power source, a memory device, and a power controller. The power source provides at least one power supply voltage. The memory device operates by being supplied with at least one memory power supply voltage. The power controller supplies the at least one memory power supply voltage by changing a voltage level of the at least one power supply voltage based on operation modes of the memory device.

Claims (19)

1. A memory module comprising:

a power source configured to provide at least two power supply voltages having voltage levels higher than a ground;

a memory device configured to operate by being supplied with at least two memory power supply voltages; and

a power controller circuit configured to supply the at least two memory power supply voltages by changing voltage levels of the at least two power supply voltages based on operation modes of the memory device.

2. The memory module according to claim 1 , wherein the power source is included in a power management integrated circuit.

3. The memory module according to claim 1 ,

wherein the power controller circuit supplies a first memory power supply voltage having substantially the same voltage level as a first power supply voltage and supplies a second memory power supply voltage having substantially the same level as a second power supply voltage, in a normal mode.

4. The memory module according to claim 1 ,

wherein the power controller circuit supplies a first memory power supply voltage having substantially the same level as a first power supply voltage and supplies a second memory power supply voltage having a lower level than a second power supply voltage, in a first standby operation.

5. The memory module according to claim 1 ,

wherein the power controller circuit blocks a first power supply voltage from being supplied as a first memory power supply voltage and supplies a second memory power supply voltage having a lower level than a second power supply voltage, in a second standby operation.

6. The memory module according to claim 1 , wherein the at least two power supply voltages include a first power supply voltage and a second power supply voltage, and the first power supply voltage has different voltage level from the second power supply voltage.

7. The memory module according to claim 6 ,

wherein the power controller circuit generates a first memory power supply voltage by changing the voltage level of the first power supply voltage and generates a second memory power supply voltage by changing the voltage level of the second power supply voltage.

8. The memory module according to claim 1 , wherein the power controller circuit comprises:

a power supply voltage control circuit configured to generate a first voltage control signal and a second voltage control signal based on an operation state information;

a first power supply voltage generation circuit configured to generate a first memory power supply voltage by changing the voltage level of a first power supply voltage based on the first voltage control signal; and

a second power supply voltage generation circuit configured to generate a second memory power supply voltage by changing the voltage level of a second power supply voltage based on the second voltage control signal.

9. The memory module according to claim 1 , wherein the power controller circuit is included in a power management integrated circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2019
From: KIM, JUNG HYUN
To: SK HYNIX INC.
Reel/Frame 051204/0227 →
Priority Claims (2)
KR 10-2017-0026345 · Feb 28, 2017 · national
KR 10-2017-0026358 · Feb 28, 2017 · national
Continuity (2)
Continuation 15884693 · Jan 31, 2018
Related Publication 20200110549A1 · Apr 9, 2020