IP Library › Granted Patent US 11,237,754
Granted Patent B2
US 11,237,754 · App. 16/709,614 · Granted Feb 1, 2022

Management of erase suspend and resume operations in memory devices

Inventors: Chandra M. Guda (Fremont, CA); Suresh Rajgopal (San Diego, CA)
Assignee: MICRON TECHNOLOGY, INC.
G06F3/0652G06F3/0608G06F3/0659G06F3/0673
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,237,754
App. No.
16/709,614
Granted
Feb 1, 2022
Kind
B2
Abstract

A processing device receives a request to perform an erase operation on a memory device. The processing device executes a portion of the erase operation during a first time period. The processing device further executes an erase suspend operation to suspend the erase operation during the first time period. Responsive to detecting a completion of the erase suspend operation, the processing device receives one or more commands directed to the memory device. The processing device also executes the one or more commands during a second time period. Responsive to the expiration of the second time period, the processing device executes an erase resume operation to resume the erase operation on the memory device.

Claims (69)

1. A method comprising:

receiving, by a processing device, a request to perform an erase operation on a memory device;

determining a duration for executing a portion of the erase operation based on a plurality of execution times of erase operations performed on the memory device, wherein the erase operation is to be suspended upon expiration of the determined duration;

determining a maximum period of time for executing an erase suspend operation to suspend the erase operation;

determining a first time period based on the maximum period of time for executing the erase suspend operation;

executing the portion of the erase operation during the first time period;

responsive to detecting the expiration of the duration for executing the erase operation, executing the erase suspend operation to suspend the erase operation during the first time period;

responsive to detecting a completion of the erase suspend operation, receiving one or more commands directed to the memory device;

executing the one or more commands during a second time period; and

responsive to an expiration of the second time period, executing, by the processing device, an erase resume operation to resume the erase operation on the memory device.

2. The method of claim 1 , wherein a sequence of the first time period and the second time period is repeated until an execution of the erase operation completes.

3. The method of claim 1 , wherein detecting the completion of the suspend operation further comprises receiving a notification that the suspend operation is complete.

4. The method of claim 1 , further comprising:

responsive to a completion of execution of the erase operation:

receiving, by the processing device, a feedback corresponding to the execution of the erase operation; and

updating the first time period and the second time period based on the feedback.

5. The method of claim 4 , wherein the feedback corresponds to a plurality of actual execution times of the erase operation and the one or more commands.

6. The method of claim 1 , further comprising:

executing at least one of an erase suspend operation, an erase resume operation, or an erase complete operation during the first time period.

7. The method of claim 1 , wherein the one or more commands are at least one of a read operation, a write operation, or a garbage collection operation at the memory device.

8. The method of claim 1 further comprising:

executing a second portion of the erase operation during a subsequent sequence of the first time period;

executing the erase suspend operation to suspend the erase operation during the subsequent sequence of the first time period;

responsive to detecting a completion of the erase suspend operation, determining whether one or more commands directed to the memory device are received, from a controller, during a third time period; and

responsive to determining that no commands directed to the memory device are received during the third time period, executing the erase resume operation to resume the erase operation on the memory device.

9. A system comprising:

a memory device; and

a processing device, operatively coupled with the memory device, to:

receive a request to perform an erase operation on the memory device;

determine a duration for executing a portion of the erase operation based on a plurality of execution times of erase operations performed on the memory device, wherein the erase operation is to be suspended upon expiration of the determined duration;

determine a maximum period of time for executing an erase suspend operation to suspend the erase operation;

determine a first time period based on the maximum period of time for executing the erase suspend operation;

execute the portion of the erase operation during the first time period;

responsive to detecting the expiration of the duration for executing the erase operation, execute the erase suspend operation to suspend the erase operation during the first time period;

responsive to detecting a completion of the erase suspend operation, receive one or more commands directed to the memory device;

execute the one or more commands during a second time period; and

responsive to an expiration of the second time period, execute an erase resume operation to resume the erase operation on the memory device.

10. The system of claim 9 , wherein a sequence of the first time period and the second time period is repeated until an execution of the erase operation completes.

11. The system of claim 9 , wherein to detect the completion of the suspend operation, the processing device is further to receive a notification that the suspend operation is complete.

12. The system of claim 9 , wherein the processing device is further to:

responsive to a completion of execution of the erase operation:

receive a feedback corresponding to the execution of the erase operation; and

update the first time period and the second time period based on the feedback.

13. The system of claim 12 , wherein the feedback corresponds to a plurality of actual execution times of the erase operation and the one or more commands.

14. The system of claim 9 , wherein the processing device is further to:

execute at least one of an erase suspend operation, an erase resume operation, or an erase complete operation during the first time period.

15. The system of claim 9 , wherein the one or more commands are at least one of a read operation, a write operation, or a garbage collection operation at the memory device.

16. The system of claim 9 , wherein the processing device is further to:

execute a second portion of the erase operation during a subsequent sequence of the first time period;

execute the erase suspend operation to suspend the erase operation during the subsequent sequence of the first time period;

responsive to detecting a completion of the erase suspend operation, determine whether one or more commands directed to the memory device are received, from a controller, during a third time period; and

responsive to determining that no commands directed to the memory device are received during the third time period, execute the erase resume operation to resume the erase operation on the memory device.

17. A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to:

receive a request to perform an erase operation on the memory device;

determine a duration for executing a portion of the erase operation based on a plurality of execution times of erase operations performed on the memory device, wherein the erase operation is to be suspended upon expiration of the determined duration;

determine a maximum period of time for executing an erase suspend operation to suspend the erase operation;

determine a first time period based on the maximum period of time for executing the erase suspend operation;

execute the portion of the erase operation during the first time period;

responsive to detecting the expiration of the duration for executing the erase operation, execute the erase suspend operation to suspend the erase operation during the first time period;

responsive to detecting a completion of the erase suspend operation, determine whether one or more commands directed to the memory device are received during a wait time period; and

responsive to determining that no commands are received during the wait time period, execute an erase resume operation to resume the erase operation on the memory device.

18. The non-transitory computer-readable storage medium of claim 17 , wherein the processing device is further to:

responsive to determining that the one or more commands are received during the wait time period, execute the one or more commands during a second time period; and

responsive to the expiration of the second time period, execute an erase resume operation to resume the erase operation on the memory device.

19. The non-transitory computer-readable storage medium of claim 17 , wherein the processing device is further to:

responsive to a completion of execution of the erase operation:

receive a feedback corresponding to the execution of the erase operation; and

update the first time period and the second time period based on the feedback.

20. The non-transitory computer-readable storage medium of claim 18 , wherein the feedback corresponds to a plurality of actual execution times of the erase operation and the one or more commands.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2019
From: GUDA, CHANDRA M.; RAJGOPAL, SURESH
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051237/0155 →
Continuity (1)
Related Publication 20210173580A1 · Jun 10, 2021
Cited By (1)
US 12,706,156