IP Library Granted Patent US 11,128,407
Granted Patent B2
US 11,128,407 · App. 16/723,945 · Granted Sep 21, 2021

Carrier aggregation with variable transmission durations

Inventor: Aris Papasakellariou (Houston, TX)
Assignee: Samsung Electronics Co., Ltd.
H04L1/1812H04B7/0413H04L1/1822H04L1/1854H04L1/1861H04L1/1864H04L1/1896H04L5/001H04L5/0048H04L5/0053H04L5/0055H04L5/0091H04W72/0406H04W72/1278H04L1/0061
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,128,407
App. No.
16/723,945
Granted
Sep 21, 2021
Kind
B2
Abstract

A method of a user equipment (UE) for constructing a hybrid automatic repeat request acknowledgement (HARQ-ACK) codebook. The method comprises receiving physical downlink control channels (PDCCHs) that convey respective downlink control information (DCI) formats, wherein each DCI format includes a counter field and a slot offset field, receiving physical downlink data channels (PDSCHs) that convey data transport blocks, detecting the DCI formats configuring the received PDSCHs, determining locations for HARQ-ACK bits in a HARQ-ACK codebook based on a value of the slot offset field and a value of the counter field in each detected DCI format, determining a time unit for transmission of the HARQ-ACK codebook based on a value of the slot offset field in each detected DCI format, and transmitting the HARQ-ACK codebook.

Claims (95)

1. A method comprising:

receiving a first physical downlink control channel (PDCCH) and a second PDCCH, wherein:

the first PDCCH includes a first downlink control information (DCI) format that schedules a reception of a first physical downlink data channel (PDSCH) that includes first one or more transport blocks,

the first DCI format includes a first slot offset field having a first value,

the second PDCCH includes a second DCI format that schedules a reception of a second PDSCH that includes second one or more transport blocks,

the second DCI format includes a second slot offset field having a second value, and

a slot for the reception of the second PDSCH is after a slot for the reception of the first PDSCH;

determining a first slot, from the first value of the first slot offset field, for a transmission of a first physical uplink control channel (PUCCH) with a first hybrid automatic repeat request acknowledgement (HARQ-ACK) codebook that includes first HARQ-ACK information bits corresponding to the first one or more transport blocks;

determining a second slot, from the second value of the second slot offset field, for a transmission of a second PUCCH with a second HARQ-ACK codebook that includes second HARQ-ACK information bits corresponding to the second one or more transport blocks; and

canceling the transmission of the second PUCCH when the second slot is before the first slot.

2. The method of claim 1 , further comprising:

receiving the first PDSCH; and

transmitting the first PUCCH.

3. The method of claim 1 , further comprising:

receiving the first PDSCH and the second PDSCH when the second slot is after the first slot; and

transmitting the first PUCCH and the second PUCCH.

4. The method of claim 1 , further comprising:

receiving the first PDSCH within a slot having a first duration, and

receiving the second PDSCH within a slot having a second duration.

5. The method of claim 1 , further comprising:

determining the first slot as n+k 1 , wherein, for slots of PUCCH transmissions:

n is a slot number for the reception of the first PDSCH, and

k 1 is the first value of the first slot offset field.

6. The method of claim 1 , further comprising:

receiving a configuration for a slot offset value; and

determining the first slot as n+k 0 +k 1 , wherein, for slots of PUCCH transmissions:

n is a slot number for the reception of the first PDSCH,

k 0 is the slot offset value, and

k 1 is the first value of the first slot offset field.

7. The method of claim 1 , further comprising:

determining a location for the first HARQ-ACK information bits in the first HARQ-ACK codebook based on:

a start time of the first PDCCH reception,

the first value of the first slot offset field, and

a value of a counter downlink assignment index (DAI) field in the first DCI format.

8. The method of claim 1 , further comprising:

determining a size for the first HARQ-ACK codebook based on a value of a total DAI field included in the first DCI format, wherein the reception of the first PDCCH is a last PDCCH reception in time that includes a DCI format with a slot offset field value resulting to a determination of the first slot for a transmission of a corresponding PUCCH.

9. A user equipment (UE) comprising:

a receiver configured to receive a first physical downlink control channel (PDCCH) and a second PDCCH, wherein:

the first PDCCH includes a first downlink control information (DCI) format that schedules a reception of a first physical downlink data channel (PDSCH) that includes first one or more transport blocks,

the first DCI format includes a first slot offset field having a first value,

the second PDCCH includes a second DCI format that schedules a reception of a second PDSCH that includes second one or more transport blocks,

the second DCI format includes a second slot offset field having a second value, and

a slot for the reception of the second PDSCH is after a slot for the reception of the first PDSCH; and

a processor operably connected to the receiver, the processor configured to:

determine a first slot, from the first value of the first slot offset field, for a transmission of a first physical uplink control channel (PUCCH) with a first hybrid automatic repeat request acknowledgement (HARQ-ACK) codebook that includes first HARQ-ACK information bits corresponding to the first one or more transport blocks;

determine a second slot, from the second value of the second slot offset field, for a transmission of a second PUCCH with a second HARQ-ACK codebook that includes second HARQ-ACK information bits corresponding to the second one or more transport blocks; and

cancel the transmission of the second PUCCH when the second slot is before the first slot.

10. The UE of claim 9 , wherein the receiver is further configured to receive the first PDSCH and the second PDSCH when the second slot is after the first slot.

11. The UE of claim 9 , further comprising:

a transmitter configured to transmit the first PUCCH and the second PUCCH.

12. The UE of claim 9 , wherein:

the reception of the first PDSCH is within a slot having a first duration, and

the reception of the second PDSCH is within a slot having a second duration.

13. The UE of claim 9 , wherein:

the processor is further configured to determine the first slot as n+k 1 , wherein, for slots of PUCCH transmissions:

n is a slot number for the reception of the first PDSCH, and

k 1 is the first value of the first slot offset field.

14. The UE of claim 9 , wherein:

the receiver is further configured to receive a configuration for a slot offset value; and

the processor is further configured to determine the first slot as n+k 0 +k 1 , wherein, for slots of PUCCH transmissions:

n is a slot number for the reception of the first PDSCH,

k 0 is the slot offset value, and

k 1 is the first value of the first slot offset field.

15. The UE of claim 9 , wherein:

the processor is further configured to determine a location for the first HARQ-ACK information bits in the first HARQ-ACK codebook based on:

a starting time of the first PDCCH reception,

the first value of the first slot offset field, and

a value of a counter downlink assignment index (DAI) field in the first DCI format.

16. The UE of claim 9 , wherein the processor is further configured to determine a size for the first HARQ-ACK codebook based on a value of a total DAI field included in the first DCI format, wherein the reception of the first PDCCH is a last PDCCH reception in time that includes a DCI format with a slot offset field value resulting to a determination of the first slot for a transmission of a corresponding PUCCH.

17. A base station comprising:

a transmitter configured to transmit a first physical downlink control channel (PDCCH) and a second PDCCH, wherein:

the first PDCCH includes a first downlink control information (DCI) format that schedules a transmission of a first physical downlink data channel (PDSCH) that includes first one or more transport blocks,

the first DCI format includes a first slot offset field having a first value,

the second PDCCH includes a second DCI format that schedules a transmission of a second PDSCH that includes second one or more transport blocks,

the second DCI format includes a second slot offset field having a second value, and

a slot for the transmission of the second PDSCH is after a slot for the transmission of the first PDSCH; and

a processor operably connected to the transmitter, the processor configured to:

determine a first slot, from the first value of the first slot offset field, for a reception of a first physical uplink control channel (PUCCH) with a first hybrid automatic repeat request acknowledgement (HARQ-ACK) codebook that includes first HARQ-ACK information bits corresponding to the first one or more transport blocks;

determine a second slot, from the second value of the second slot offset field, for a reception of a second PUCCH with a second HARQ-ACK codebook that includes second HARQ-ACK information bits corresponding to the second one or more transport blocks; and

cancel the reception of the second PUCCH when the second slot is before the first slot.

18. The base station of claim 17 , wherein:

the processor is further configured to determine the first slot as n+k 1 , wherein, for slots of PUCCH receptions:

n is a slot number for the transmission of the first PDSCH, and

k 1 is the first value of the first slot offset field.

19. The base station of claim 17 , wherein:

the transmitter is further configured to transmit a configuration for a slot offset value; and

the processor is further configured to determine the first slot as n+k 0 +k 1 , wherein, for slots of PUCCH receptions:

n is a slot number for the transmission of the first PDSCH,

k 0 is the slot offset value, and

k 1 is the first value of the first slot offset field.

20. The base station of claim 17 , wherein:

the processor is further configured to determine a location for the first HARQ-ACK information bits in the first HARQ-ACK codebook based on:

a starting time of the first PDCCH transmission,

the first value of the first slot offset field, and

a value of a counter downlink assignment index (DAI) field in the first DCI format.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2019
From: PAPASAKELLARIOU, ARIS
To: SAMSUNG ELECTRONICS CO., LTD
Reel/Frame 051398/0584 →
Continuity (5)
Continuation 15628360 · Jun 20, 2017
Provisional Application 62363542 · Jul 18, 2016
Provisional Application 62363580 · Jul 18, 2016
Provisional Application 62364473 · Jul 20, 2016
Related Publication 20200127773A1 · Apr 23, 2020