IP Library Granted Patent US 10,998,931
Granted Patent B2
US 10,998,931 · App. 16/737,180 · Granted May 4, 2021

Transmit-receive switch with integrated power detection

Inventors: Samet Zihir (San Diego, CA); Tumay Kanar (San Diego, CA); Himanshu Khatri (San Diego, CA)
Assignee: Integrated Device Technology, Inc.
H04B1/44H04B7/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,998,931
App. No.
16/737,180
Granted
May 4, 2021
Kind
B2
Abstract

An apparatus includes a transmit-receive switch circuit and a detector circuit. The transmit-receive switch circuit may be connected between an input port, an output port, and a common port, and configured to switch a transmit radio-frequency signal from the input port to the common port in a transmit mode and a receive radio-frequency signal from the common port to the output port in a receive mode. The detector circuit may be integrated within the transmit-receive switch and may be configured to generate a power detection signal in response to at least one of the transmit radio-frequency signal or the receive radio-frequency signal.

Claims (34)

1. An apparatus comprising:

a transmit-receive switch circuit (i) connected between an input port, an output port, and a common port, and (ii) configured to switch a transmit radio-frequency signal from said input port to said common port in a transmit mode and a receive radio-frequency signal from said common port to said output port in a receive mode; and

a detector circuit (i) integrated within said transmit-receive switch and (ii) configured to generate a power detection signal in response to at least one of said transmit radio-frequency signal or said receive radio-frequency signal.

2. The apparatus according to claim 1 , wherein said transmit-receive switch comprises (i) a coupler configured to generate a sample of at least one of said transmit radio-frequency signal and said receive radio-frequency signal, and (ii) said detector circuit is configured to generate said power detection signal in response to said sample.

3. The apparatus according to claim 2 , wherein said coupler comprises a transformer.

4. The apparatus according to claim 2 , wherein said coupler comprises a first transmission line and a second transmission line arranged in parallel to each other.

5. The apparatus according to claim 2 , wherein said coupler comprises a coupled line coupler.

6. The apparatus according to claim 2 , wherein said coupler comprises a capacitor.

7. The apparatus according to claim 2 , wherein said coupler comprises a transmission line integrated into a coil inductor.

8. The apparatus according to claim 1 , wherein said transmit-receive switch circuit comprises an impedance matching network connected between said input port and said common port and a shunt switch circuit configured to switch said input port and a circuit ground potential, and said detector circuit is integrated within said impedance matching network.

9. The apparatus according to claim 1 , wherein said transmit-receive switch circuit comprises an impedance matching network connected between said output port and said common port and a shunt switch circuit configured to switch said output port and a circuit ground potential, and said detector circuit is integrated within said impedance matching network.

10. The apparatus according to claim 1 , wherein:

in said receive mode, said receive radio-frequency signal is directed from said common port through said output port to a low noise amplifier by placing a first switch circuit in a conducting state to couple said input port to a circuit ground potential and placing a second switch circuit in a non-conducting state; and

in said transmit mode, said transmit radio-frequency signal is directed from a power amplifier through said input port to said common port by placing said first switch circuit in said non-conducting state and placing said second switch circuit in said conducting state to couple said output port to said circuit ground potential.

11. The apparatus according to claim 1 , wherein said transmit radio-frequency signal and said receive radio-frequency signal each have a frequency in a range of 2 gigahertz to 44 gigahertz.

12. The apparatus according to claim 1 , wherein said transmit-receive switch circuit and said detector circuit are configured to form part of a second generation (2G) wireless communication system, a third generation (3G) wireless communication system, a fourth generation (4G) wireless communication system or a fifth generation (5G) wireless communication system.

13. The apparatus according to claim 1 , wherein said apparatus is configured for a radio frequency application comprising at least one of a base station, a wireless backhaul, a repeater, a community antenna television network, a macro cell, a micro cell, a pico cell, a femto cell, a mobile device, a portable handheld device or any combination thereof.

14. A method for integrated power detection, comprising the steps of:

generating a power detection signal in response to a radio-frequency signal in a switch leg of a transmit-receive switch connected between an input port, an output port, and a common port, wherein said radio-frequency signal is a transmit signal or a receive signal;

coupling an antenna to said common port;

switching said input port to a circuit ground potential using a first switch circuit in a receive mode; and

switching said output port to said circuit ground potential using a second switch circuit in a transmit mode.

15. The method according to claim 14 , further comprising the steps of:

generating a sample of said radio-frequency signal; and

generating said power detection signal in response to said sample.

16. The method according to claim 14 , wherein:

in said receive mode, said receive signal is directed from said common port through said output port to a low noise amplifier by placing said first switch circuit in a conducting state to couple said input port to said circuit ground potential and placing said second switch circuit in a non-conducting state; and

in said transmit mode, said transmit signal is directed from a power amplifier through said input port to said common port by placing said first switch circuit in said non-conducting state and placing said second switch circuit in said conducting state to couple said output port to said circuit ground potential.

17. The method according to claim 14 , wherein the steps are performed in a second generation (2G) wireless communication system, a third generation (3G) wireless communication system, a fourth generation (4G) wireless communication system or a fifth generation (5G) wireless communication system.

18. The method according to claim 14 , wherein the steps are configured for a radio frequency application comprising at least one of a base station, a wireless backhaul, a repeater, a community antenna television network, a macro cell, a micro cell, a pico cell, a femto cell, a mobile device, a portable handheld device or any combination thereof.

19. An apparatus comprising:

a transmit-receive switch circuit (i) connected between an input port, an output port, and a common port, and (ii) comprising a first impedance matching network connected between said input port and said common port, a second impedance matching network connected between said output port and said common port, a first switch circuit configured to switch said input port and a circuit ground potential, and a second switch circuit configured to switch said output port and said circuit ground potential; and

a detector circuit (i) integrated with at least one of said first impedance matching network and said second impedance matching network, and (ii) configured to generate a power detection signal in response to at least one of a transmit radio-frequency signal or a receive radio-frequency signal.

20. The apparatus according to claim 19 , wherein said first impedance matching network and said second impedance matching network present asymmetrical impedances.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2025
From: RENESAS ELECTRONICS AMERICA INC.
To: AXIRO SEMICONDUCTOR INC.
Reel/Frame 070864/0142 →
MERGER Recorded Apr 15, 2025
From: INTEGRATED DEVICE TECHNOLOGY, INC.
To: RENESAS ELECTRONICS AMERICA INC.
Reel/Frame 070851/0391 →