IP Library › Granted Patent US 11,152,321
Granted Patent B2
US 11,152,321 · App. 16/784,751 · Granted Oct 19, 2021

Semiconductor device having a copper pillar interconnect structure

Inventors: Carlo Marbella (Singapore, SG); Swee Guan Chan (Melaka, MY); Eung San Cho (Torrance, CA); Navas Khan Oratti Kalandar (Singapore, SG)
Assignees: Infineon Technologies AG; Infineon Technologies Americas Corp.
H01L24/11H01L21/0273H01L24/13H01L2224/13083H01L2224/13147
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,152,321
App. No.
16/784,751
Granted
Oct 19, 2021
Kind
B2
Abstract

A method of manufacturing a semiconductor device is described. The method includes depositing a photoresist layer over a semiconductor substrate. The photoresist layer is patterned to form an opening in the photoresist layer. A copper pillar is formed in the opening. A diffusion barrier layer is formed over the copper pillar and over a photoresist portion of the photoresist layer directly adjoining the opening. A solder structure is deposited over the diffusion barrier layer.

Claims (61)

1. A method of manufacturing a semiconductor device, the method comprising:

depositing a photoresist layer over a semiconductor substrate;

patterning the photoresist layer to form an opening in the photoresist layer;

forming a copper pillar in the opening;

forming a diffusion barrier layer over the copper pillar and over a photoresist portion of the photoresist layer directly adjoining the opening; and

depositing a solder structure over the diffusion barrier layer,

wherein forming the diffusion barrier layer comprises:

plating a base portion of the diffusion barrier layer in the opening; and

plating an overhang portion of the diffusion barrier layer over the base portion and over the photoresist portion.

2. The method of claim 1 , wherein the overhang portion of the diffusion barrier layer is formed by mushroom plating.

3. The method of claim 1 , wherein depositing the solder structure comprises:

depositing an additional photoresist layer over the diffusion barrier layer;

patterning the additional photoresist layer to form a solder opening in the additional photoresist layer; and

depositing the solder structure in the solder opening.

4. A method of manufacturing a semiconductor device, the method comprising:

depositing a first photoresist layer over a semiconductor substrate;

patterning the first photoresist layer to form an opening in the first photoresist layer;

forming a copper pillar in the opening;

depositing a second photoresist layer over the semiconductor substrate;

patterning the second photoresist layer to form an overhang opening in the second photoresist layer, the overhang opening being aligned with the opening and having a width which is greater than a width of the opening;

forming a diffusion barrier layer over the copper pillar and in the overhang opening; and

depositing a solder structure over the diffusion barrier layer.

5. The method of claim 4 , wherein depositing the second photoresist layer over the semiconductor substrate and patterning the second photoresist layer to form the overhang opening in the second photoresist layer is performed before forming the copper pillar in the opening.

6. The method of claim 4 , wherein the second photoresist layer is deposited over the first photoresist layer.

7. The method of claim 6 , wherein the second photoresist layer is deposited after forming the copper pillar in the opening.

8. The method of claim 4 , wherein forming the diffusion barrier layer comprises:

plating a base portion of the diffusion barrier layer in the opening; and

plating an overhang portion of the diffusion barrier layer in the overhang opening.

9. The method of claim 4 , wherein depositing the solder structure comprises:

depositing the solder structure in the overhang opening.

10. A method of manufacturing a semiconductor device, the method comprising:

depositing a photoresist layer over a semiconductor substrate;

patterning the photoresist layer to form an opening in the photoresist layer;

forming a copper pillar in the opening;

forming a diffusion barrier layer over the copper pillar and over a photoresist portion of the photoresist layer directly adjoining the opening; and

depositing a solder structure over the diffusion barrier layer,

wherein depositing the solder structure comprises:

depositing an additional photoresist layer over the diffusion barrier layer;

patterning the additional photoresist layer to form a solder opening in the additional photoresist layer; and

depositing the solder structure in the solder opening.

11. A method of manufacturing a semiconductor device, the method comprising:

coating a surface of a semiconductor substrate by a seed layer, the seed layer covering a die pad exposed at the surface of the semiconductor substrate;

depositing a photoresist layer on the seed layer;

patterning the photoresist layer to form an opening in the photoresist layer, the opening exposing a part of the seed layer that covers the die pad;

forming a copper pillar in the opening;

forming a diffusion barrier layer over the copper pillar and over a photoresist portion of the photoresist layer directly adjoining the opening; and

depositing a solder structure over the diffusion barrier layer,

wherein the diffusion barrier layer prevents direct contact of the solder structure and the copper pillar.

12. The method of claim 11 , further comprising:

after depositing the solder structure over the diffusion barrier layer, removing the photoresist layer and all of the seed layer except for a section of the seed layer that is interposed between the die pad and the copper pillar.

13. The method of claim 12 , further comprising:

after the removing, reflowing the solder structure.

14. The method of claim 11 , wherein forming the diffusion barrier layer comprises:

plating a base portion of the diffusion barrier layer in the opening; and

plating an overhang portion of the diffusion barrier layer over the base portion and over the photoresist portion.

15. The method of claim 14 , wherein the overhang portion of the diffusion barrier layer is formed by mushroom plating.

16. The method of claim 11 , wherein depositing the solder structure comprises:

depositing an additional photoresist layer over the diffusion barrier layer;

patterning the additional photoresist layer to form a solder opening in the additional photoresist layer; and

depositing the solder structure in the solder opening.

17. The method of claim 11 , wherein copper metal of the copper pillar is deposited by electroplating on the part of the seed layer exposed by the opening in the photoresist layer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2021
From: INFINEON TECHNOLOGIES AMERICAS CORP.
To: INFINEON TECHNOLOGIES AG
Reel/Frame 057776/0802 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2020
From: CHO, EUNG SAN
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 051802/0947 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2020
From: MARBELLA, CARLO; CHAN, SWEE GUAN; KALANDAR, NAVAS KHAN ORATTI
To: INFINEON TECHNOLOGIES AG
Reel/Frame 051803/0020 →
Priority Claims (1)
DE 102019103355.1 · Feb 11, 2019 · national
Continuity (1)
Related Publication 20200258855A1 · Aug 13, 2020