IP Library Granted Patent US 11,494,480
Granted Patent B2
US 11,494,480 · App. 16/798,062 · Granted Nov 8, 2022

Authentication method

Inventor: Michael Peeters (Tourinnes-la-Grosse, BE)
Assignee: PROTON WORLD INTERNATIONAL N.V.
G06F21/44G06F21/72
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,494,480
App. No.
16/798,062
Granted
Nov 8, 2022
Kind
B2
Abstract

A first circuit is authenticated using a second circuit. A first datum and a second datum are stored in the second circuit. The second datum corresponds to an application of a first function to the first datum and a third datum. The second circuit sends the second datum to the first circuit. The first circuit decrypts the second datum and sends a fourth datum representative of a result of the decrypting to the first second circuit for authentication. The second circuit verifies a correspondence between the first datum and the fourth datum.

Claims (62)

1. A method of authenticating a first circuit using a second circuit, comprising:

storing, at the second circuit, a first datum and a second datum, the second datum corresponding to an application of a first function to:

the first datum; and

a third datum;

sending, from the second circuit to the first circuit, the second datum;

decrypting, at the first circuit, the second datum; and

sending, from the first circuit to the second circuit, a fourth datum representative of a result of the decrypting for authentication, wherein the fourth datum corresponds to the first datum encoded using a second function different from the first function.

2. The method of claim 1 wherein the second circuit verifies the correspondence between the first datum and the fourth datum.

3. The method of claim 1 wherein the decrypting comprises applying the second function to the second datum.

4. The method of claim 3 wherein the second function is an inverse of the first function.

5. The method of claim 3 wherein the third datum is a random datum.

6. The method of claim 3 wherein at least one of the first function and the second function is a combination function.

7. The method of claim 6 wherein the combination function is a concatenation function.

8. The method of claim 6 wherein the combination function is an exclusive OR function.

9. The method of claim 1 , wherein the first datum is one of a plurality of first datum, the second datum is one of a plurality of second datum and the second circuit stores the plurality of first datum and the plurality of second datum in a correspondence table.

10. A device, comprising,

a memory; and

cryptographic circuitry coupled to the memory, wherein:

the cryptographic circuitry, in operation, responds to receipt of a first datum (D 2 ) from a second device by:

decrypting the first datum (D 2 ); and

transmitting a second datum (D 4 ) corresponding to a result of the decrypting to the second device, wherein:

the first datum (D 2 ) corresponds to application of a first function to:

a third datum (D 1 ) stored in the second circuit; and

a fourth datum (D 3 ); and

the second datum corresponds to the third datum encoded with a second function different from the first function.

11. The device of claim 10 wherein the cryptographic circuitry, in operation, applies the second function to the first datum to decrypt the first datum.

12. The device of claim 11 wherein the second function is an inverse of the first function.

13. The device of claim 10 wherein the fourth datum is a random datum.

14. The device of claim 11 wherein at least one of the first function and the second function is a combination function.

15. The device of claim 14 wherein the combination function is a concatenation function.

16. The device of claim 14 wherein the combination function is an exclusive OR function.

17. A device, comprising,

a memory storing a first datum and a second datum, the second datum corresponding to an application of a first function to:

the first datum; and

a third datum; and

authentication circuitry coupled to the memory, wherein the authentication circuitry, in operation:

transmits the second datum to a second device;

responds to receipt of a fourth datum from the second device by verifying a correspondence between the first datum and the fourth datum, wherein the fourth datum is representative of a result of decrypting of the second datum by the second device and the fourth datum corresponds to the first datum encoded using a second function different from the first function.

18. The device of claim 17 wherein the fourth datum corresponds to application of the second function to the second datum.

19. The device of claim 18 wherein the second function is an inverse of the first function.

20. The device of claim 18 wherein the third datum is a random datum.

21. The device of claim 18 wherein at least one of the first function and the second function is a combination function.

22. The device of claim 21 wherein the combination function is a concatenation function.

23. The device of claim 21 wherein the combination function is an exclusive OR function.

24. A device, comprising,

a memory storing a first datum and a second datum, the second datum corresponding to an application of a first function to:

the first datum; and

a third datum; and

authentication circuitry coupled to the memory, wherein the authentication circuitry, in operation:

transmits the second datum to a second device;

responds to receipt of a fourth datum from the second device by verifying a correspondence between the first datum and the fourth datum, wherein the fourth datum is representative of a result of decrypting of the second datum by the second device, and the first datum is one of a plurality of first datum, the second datum is one of a plurality of second datum and the device stores the plurality of first datum and the plurality of second datum in a correspondence table in the memory.

25. A system, comprising:

a first circuit storing a first datum and a second datum, the second datum corresponding to application of a first function to:

the first datum; and

a third datum; and

a second circuit, which, in operation, responds to receipt of the second datum from the first circuit by:

decrypting the second datum; and

sending a fourth datum representative of a result of the decrypting to the first circuit, wherein the fourth datum corresponds to the first datum encoded using a second function different from the first function.

26. The system of claim 25 wherein the first circuit, in operation, responds to receipt of the fourth datum by verifying the correspondence between the first datum and the fourth datum.

27. The system of claim 25 wherein the second circuit, in operation, applies the second function to the second datum to decrypt the second datum.

28. The system of claim 27 wherein the second function is an inverse of the first function.

29. The system of claim 25 , wherein the first datum is one of a plurality of first datum, the second datum is one of a plurality of second datum and the first circuit stores the plurality of first datum and the plurality of second datum in a correspondence table.

Assignments (2)
CHANGE OF NAME Recorded Sep 26, 2024
From: PROTON WORLD INTERNATIONAL
To: STMICROELECTRONICS BELGIUM
Reel/Frame 069057/0620 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 15, 2020
From: PEETERS, MICHAEL
To: PROTON WORLD INTERNATIONAL N.V.
Reel/Frame 053776/0476 →
Priority Claims (1)
FR 1901849 · Feb 22, 2019 · national
Continuity (1)
Related Publication 20200272724A1 · Aug 27, 2020