Sense amplifier circuit and semiconductor memory device
According to one embodiment, a sense amplifier circuit includes an amplifier having an input terminal connected to a sense node, and a first capacitor configured to be connected in a feedback path of the amplification transistor and to a bit line of a memory cell via the sense node, the first capacitor configured to supply a current to the memory cell and integrate the current when the memory cell is read.
1. A sense amplifier circuit comprising:
an amplifier having a terminal connected to a sense node electrically connected to a bit line of a memory cell; and
a first capacitor configured to be connected in a feedback path of the amplifier and to the bit line of the memory cell via the sense node, the first capacitor configured to supply a current to the memory cell and integrate the current when the memory cell is read.
2. The sense amplifier circuit according to claim 1 , wherein a voltage higher than a low potential side of a power supply voltage is applied to a source terminal of the memory cell,
the sense amplifier circuit further comprising:
a voltage application circuit configured to apply a voltage to the sense node to shift a voltage of the sense node to a high potential side of the power supply voltage; and
a bias booster circuit configured to boost a power supply voltage and supply the boosted power supply voltage to the amplifier.
3. The sense amplifier circuit according to claim 2 , wherein the voltage application circuit includes a second capacitor configured to shift the voltage of the sense node to the high potential side of the power supply voltage, the second capacitor includes a terminal connected to the sense node.
4. The sense amplifier circuit according to claim 1 , wherein the amplifier includes a P-channel MOS transistor having a gate terminal connected to the sense node, a source terminal connected to a high potential side of the power supply, and a drain terminal connected to the first capacitor.
5. The sense amplifier circuit according to claim 1 , wherein a voltage higher than a low potential side of a power supply is applied to a source terminal of the memory cell,
the sense amplifier circuit further comprising:
a third capacitor having a first terminal connected to the first capacitor via the sense node and a second terminal connected to the terminal of the amplifier, the second terminal being an output terminal; and
a coupling-up circuit configured to cause a voltage of the sense node to be higher than a voltage of a high potential side of the power supply via the third capacitor when the memory cell is read.
6. The sense amplifier circuit according to claim 5 , wherein the amplifier includes a P-channel MOS transistor having a gate terminal connected to the second terminal of the third capacitor, a source terminal connected to the high potential side of the power supply, and a drain terminal connected to the low potential side of the power supply.
7. A semiconductor memory device comprising:
a plurality of memory cells connected to a word line;
a plurality of sense amplifier circuits respectively connected to any one of the memory cells; and
a plurality of comparators respectively connected to output terminals of the plurality of sense amplifier circuits,
wherein each of the sense amplifier circuits includes:
an amplifier having a terminal connected to a sense node electrically connected to a bit line of one of the memory cells; and
a first capacitor connected in a feedback path of the amplifier and to the bit line of the one of the memory cells via the sense node, wherein the first capacitor is configured to supply a current to the memory cell and integrate the current when the memory cell is read.
8. The semiconductor memory device according to claim 7 , wherein a voltage higher than a low potential side of a power supply voltage is applied to a source terminal of the memory cell, and
each of the sense amplifier circuits further includes:
a voltage application circuit configured to apply a voltage to the sense node to shift a voltage of the sense node to a high potential side of the power supply; and
a bias booster circuit configured to boost a power supply voltage and supply the boosted power voltage to the amplifier.
9. The semiconductor memory device according to claim 8 , wherein the voltage application circuit includes a second capacitor configured to shift the voltage of the sense node to the high potential side of the power supply voltage, the second capacitor includes a terminal connected to the sense node.
10. The semiconductor memory device according to claim 7 , wherein the amplifier includes a P-channel MOS transistor having a gate terminal connected to the sense node, a source terminal connected to a high potential side of the power supply, and a drain terminal connected to the first capacitor.
11. The semiconductor memory device according to claim 7 , wherein a voltage higher than a low potential side of a power supply is applied to a source terminal of the memory cell, and
each of the sense amplifier circuits further includes:
a third capacitor having a first terminal connected to the sense node and a second terminal connected to the terminal of the amplifier, the second terminal beings an output terminal; and
a coupling-up circuit configured to cause a voltage of the sense node to be higher than a high potential side of the power supply via the third capacitor when the memory cell is read.
12. The semiconductor memory device according to claim 11 , wherein the amplifier includes a P-channel MOS transistor having a gate terminal connected to the second terminal of the third capacitor, a source terminal connected to the high potential side of the power supply, and a drain terminal connected to the low potential side of the power supply.