IP Library › Granted Patent US 10,929,333
Granted Patent B2
US 10,929,333 · App. 16/799,839 · Granted Feb 23, 2021

Serial peripheral interface master

Inventors: Per Zander (Lund, SE); Johan Wennersten (Lund, SE)
Assignee: AXIS AB
G06F13/4282G06F13/102
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,929,333
App. No.
16/799,839
Granted
Feb 23, 2021
Kind
B2
Abstract

A Serial Peripheral Interface (SPI) master ( 110 ) and method therein for transferring data to a peripheral device in a data communication and processing system ( 100 ) are disclosed. The SPI master ( 110 ) comprises a memory ( 111 ) comprising a list of packets, each packet comprises data associated with a time parameter indicating at which time the data is to be transferred to the peripheral device. The time parameter is configurable. The SPI master further comprises a serial transmit and receive unit ( 112 ) to transfer the data in the list at a time according to the time parameter associated with the data.

Claims (20)

1. A Serial Peripheral Interface (SPI) master for transferring data to a peripheral device in a data communication and processing system, the SPI master comprises:

a memory comprising a list of packets, each packet comprises data associated with a time parameter indicating at which time the data is to be transferred to the peripheral device, wherein the time parameter is configurable, one or more time parameters in the list of packets are determined by using operating mode parameters of the peripheral device; and

a serial transmit and receive unit to transfer the data in the list at a time according to the time parameter associated with the data.

2. The SPI master according to claim 1 , wherein the serial transmit and receive unit is triggered to start to process the list of packets by an external signal received from the data communication and processing system.

3. The SPI master according to claim 1 , wherein the serial transmit and receive unit starts to process the list of packets after waiting a configurable time from receiving an initiating signal from the data communication and processing system.

4. The SPI master according to claim 1 , wherein the serial transmit and receive unit starts to process the list of packets at a configurable absolute time.

5. The SPI master according to claim 1 , wherein the serial transmit and receive unit transfers the data in the list of packets in a loop structure such that the list of packets is repeated for a configurable number of times.

6. The SPI master according to claim 1 , wherein the time parameter associated with the data in each packet is an absolute time or a relative time.

7. The SPI master according to claim 1 , wherein at least one time parameter associated with the data is deduced using event information or a trigger signal from the peripheral device.

8. The SPI master according to claim 1 , Wherein the data in at least one packet is configuration data to be transferred to the peripheral device.

9. The SPI master according to claim 1 , wherein the peripheral device is any one of a radar system, an image sensor, an audio codec, an analog-to-digital converter, a digital-to-analog converter, a motor control device, a camera, a video unit.

10. The SPI master according to claim 1 is implemented as a function block in a main system chip comprising a central processing unit for controlling operations of one or more peripheral devices.

11. The SPI master according to claim 1 , further comprising a data communication and processing system.

12. The SPI master according to claim 11 , wherein the data communication and processing system is any one of a video surveillance system, a network audio system, or a radar system.

13. A method performed in a SPI master for transferring data to a peripheral device in a data communication and processing system, wherein the SPI master comprises a memory comprising a list of packets and a serial transmit and receive unit, wherein each packet comprises data associated with a time parameter indicating at which time the data is to be transferred to the peripheral device, one or more time parameters in the list of packets are determined by using operating mode parameters of the peripheral device, the method comprising:

waiting for a trigger signal for the serial transmit and receive unit to start process the list of packets;

processing the list of packets;

checking if it is time to transfer a data packet according to the time parameter associated with the data; and

transferring the data packets at the time according to the time parameter associated with the data.

14. The method according to claim 13 , wherein the serial transmit and receive unit transfers the data in the list of packets in a loop structure such that the list of packets is repeated for a configurable number of times.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2020
From: ZANDER, PER; WENNERSTEN, JOHAN
To: AXIS AB
Reel/Frame 051910/0489 →
Priority Claims (1)
EP 19162494 · Mar 13, 2019 · regional
Continuity (1)
Related Publication 20200293484A1 · Sep 17, 2020
Cited By (1)
US 12,216,536