IP Library Granted Patent US 11,069,568
Granted Patent B2
US 11,069,568 · App. 16/803,211 · Granted Jul 20, 2021

Ultra-thin diffusion barriers

Inventors: Susmit Singha Roy (Mountain View, CA); Yihong Chen (San Jose, CA); Abhijit Basu Mallick (Fremont, CA); Srinivas Gandikota (Santa Clara, CA)
Assignee: Applied Materials, Inc.
H01L21/76852H01L21/0217H01L21/0228H01L21/0234H01L21/02178H01L21/02211H01L21/02274H01L21/02315H01L21/31053H01L21/324H01L21/76864
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,069,568
App. No.
16/803,211
Granted
Jul 20, 2021
Kind
B2
Abstract

In one embodiment, a method of forming a barrier layer is provided. The method includes positioning a substrate in a processing chamber, forming a barrier layer over the substrate and in contact with the underlayer, and annealing the substrate. The substrate comprises at least one underlayer having cobalt, tungsten, or copper. The barrier layer has a thickness of less than 70 angstroms.

Claims (36)

1. A method of forming a semiconductor device, comprising:

positioning a device intermediate in a process chamber, the device intermediate including a dielectric layer disposed on a substrate and conductive features in contact with the substrate and extending through the dielectric layer;

depositing a silicon nitride barrier layer having a thickness of less than 70 angstroms on exposed surfaces of the dielectric layer and the conductive features via atomic layer deposition, the substrate maintained at a temperature of about 250° C. to about 550° C. during deposition of the barrier layer, wherein the barrier layer is formed of at least two portions, each portion formed by a separate deposition process; and

annealing the device intermediate having the barrier layer thereon at a temperature of about 350° C. to about 550° C. and a pressure of about 6.5 torr to about 760 torr.

2. The method of claim 1 , wherein the barrier layer has a thickness of less than 30 angstroms.

3. The method of claim 1 , wherein the deposition of silicon nitride comprises a pretreatment process, the pretreatment process comprising:

exposing the device intermediate to ionized or radicalized ammonia gas and argon gas at a pressure of about 5 torr to about 10 torr.

4. The method of claim 1 , wherein the at least two portions have different thicknesses.

5. The method of claim 1 , wherein the barrier layer is conformal and has a step coverage greater than 90 percent.

6. The method of claim 1 , wherein the deposition of the barrier layer comprises a mid-deposition soak between the formation of the at least two portions of the barrier layer.

7. The method of claim 6 , wherein the mid-deposition soak is a nitridation treatment of a first portion of the barrier layer.

8. The method of claim 1 , wherein the deposition of the barrier layer further comprises a post-deposition treatment.

9. The method of claim 8 , wherein the post-deposition treatment is a nitridation treatment of the barrier layer.

10. The method of claim 1 , further comprising:

depositing a flowable gap fill material on the barrier layer;

planarizing an upper surface of the gap fill material.

11. The method of claim 10 , wherein the flowable gap fill material is selected from the group consisting of silicon oxide, silicon nitride, silicon oxynitride, and carbon-doped silicon oxide.

12. A method of forming a semiconductor device, comprising:

positioning a device intermediate in a process chamber, the device intermediate including at least one dielectric layer disposed on a substrate and conductive features in contact with the substrate and extending through openings in the at least one dielectric layer;

depositing a silicon nitride barrier layer over the device intermediate via atomic layer deposition, wherein the barrier layer is formed of two or more portions, each portion formed by a separate deposition process;

depositing a gap fill material on the barrier layer, the gap fill material comprising a flowable dielectric material; and

annealing the device intermediate having the barrier layer thereon at a temperature of about 400° C. to about 500° C.

13. The method of claim 12 , wherein the barrier layer has a thickness of less than 30 angstroms.

14. The method of claim 12 , wherein the two or more portions have different thicknesses.

15. The method of claim 12 , further comprising a nitridation treatment after formation of at least one portion of the barrier layer.

16. The method of claim 12 , wherein the deposition of barrier layer comprises a pretreatment process, the pretreatment process comprising:

exposing the device intermediate to ionized or radicalized ammonia gas and argon gas at a pressure of about 5 torr to about 10 torr.

17. The method of claim 16 , wherein the deposition of barrier layer further comprises maintaining the substrate at a temperature of about 250° C. to about 550° C.

18. A method of forming a semiconductor device, comprising:

positioning a device intermediate in a process chamber, the device intermediate including a dielectric layer disposed on a substrate and conductive features in contact with the substrate and extending through openings in the dielectric layer;

depositing a first portion of a silicon nitride barrier layer over the device intermediate via atomic layer deposition;

performing a mid-deposition soak, the mid-deposition soak comprising a nitridation treatment;

depositing a second portion of the silicon nitride barrier layer over the device intermediate, the second portion and the first portion of the silicon nitride barrier layer each having a thickness within a range of about 8 angstroms to about 30 angstroms;

performing a post-deposition treatment, the post-deposition treatment comprising a nitridation treatment;

depositing a gap fill material on the silicon nitride barrier layer, the gap fill material comprising a flowable dielectric material; and

removing a portion of the gap fill material to planarize an upper surface of the device intermediate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2020
From: ROY, SUSMIT SINGHA; CHEN, YIHONG; MALLICK, ABHIJIT BASU; GANDIKOTA, SRINIVAS
To: APPLIED MATERIALS, INC.
Reel/Frame 051953/0261 →
Continuity (3)
Continuation 16224337 · Dec 18, 2018
Provisional Application 62607455 · Dec 19, 2017
Related Publication 20200194307A1 · Jun 18, 2020