IP Library › Granted Patent US 11,315,903
Granted Patent B2
US 11,315,903 · App. 16/809,766 · Granted Apr 26, 2022

Semiconductor device with connecting structure and method for fabricating the same

Inventor: Tse-Yao Huang (Taipei, TW)
Assignee: NANYA TECHNOLOGY CORPORATION
H01L25/0657H01L24/08H01L24/80H01L25/50H01L2224/08145H01L2224/80895H01L2224/80896H01L2225/06524
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,315,903
App. No.
16/809,766
Granted
Apr 26, 2022
Kind
B2
Abstract

The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The semiconductor device includes a first semiconductor structure and a first connecting structure, wherein the first connecting structure includes a first connecting insulating layer positioned on the first semiconductor structure, two first conductive layers positioned in the first connecting insulating layer, and a first porous layer positioned between the two first conductive layers. A porosity of the first porous layer is between about 25% and about 100%.

Claims (9)

1. A semiconductor device, comprising:

a first semiconductor structure; and

a first connecting structure comprising a first connecting insulating layer positioned on the first semiconductor structure, two first conductive layers positioned in the first connecting insulating layer, and a first porous layer positioned between the two first conductive layers; wherein a porosity of the first porous layer is between about 25% and about 100%; wherein the first connecting insulating layer comprises a first bottom insulating layer positioned on the first semiconductor structure, and a first top insulating layer positioned on the first bottom insulating layer, wherein the two first conductive layers penetrate the first bottom insulating layer and the first top insulating layer, and the first porous layer penetrates the first top insulating layer and extends into the first bottom insulating layer; wherein the two first conductive layers comprise two first portions positioned on the first semiconductor structure and two second portions positioned on the first portions, wherein a width of the second portions is greater than a width of the first portions; wherein the first semiconductor structure comprises a plurality of first conductive features positioned below the first portions, wherein a width of the plurality of first conductive features is greater than a width of the first portions;

a plurality of first top liners positioned on the first top insulating layer and surrounding the two second portions;

a plurality of first bottom liners positioned between the plurality of first top liners and the first top insulating layer, between the two first conductive layers and the first top insulating layer, between the two first conductive layers and the first bottom insulating layer, between the first porous layer and the first top insulating layer, and between the first porous layer and the first bottom insulating layer; wherein bottom surfaces of the plurality of first bottom liners are at a vertical level higher than a vertical level of a top surface of the first semiconductor structure;

a plurality of barrier layers positioned between the two first conductive layers and the plurality of first top liners, between the two first conductive layers and the plurality of first bottom liners, between the two first conductive layers and the first top insulating layer, between the two first conductive layers and the first bottom insulating layer, and between the two first conductive layers and the first semiconductor structure;

a second semiconductor structure positioned on the first connecting structure and comprising a plurality of second conductive features positioned on the second portions, wherein a width of the plurality of second conductive features is greater than the width of the second portions; and

a third porous layer positioned on the plurality of first top liners, and a fourth porous layer positioned between the third porous layer and the second semiconductor structure; wherein a porosity of the fourth porous layer is less than a porosity of the third porous layer;

wherein the porosity of the third porous layer is between about 50% and about 85%.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2020
From: HUANG, TSE-YAO
To: NANYA TECHNOLOGY CORPORATION
Reel/Frame 052054/0323 →
Continuity (1)
Related Publication 20210280560A1 · Sep 9, 2021
Cited By (2)
US 12,211,831 US 12,237,318