IP Library › Granted Patent US 12,027,298
Granted Patent B2
US 12,027,298 · App. 16/829,112 · Granted Jul 2, 2024

Inductor device

Inventors: Hsiao-Tsung Yen (Hsinchu, TW); Ka-Un Chan (Hsinchu, TW)
Assignee: REALTEK SEMICONDUCTOR CORPORATION
H01F27/2804H01F17/0013H01F27/2828H01F27/29H01F2017/004H01F2017/0073H01F2027/2809H01F2027/2819
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,027,298
App. No.
16/829,112
Granted
Jul 2, 2024
Kind
B2
Abstract

An inductor device includes a first trace, a second trace, a third trace, a fourth trace, and a double ring inductor. The first trace is disposed in a first area, and located on a first layer. The second trace is disposed in the first area, coupled to the first trace, and located on a second layer. The third trace is disposed in a second area, and located on the first layer. The fourth trace is disposed in the second area, coupled to the third trace, and located on the second layer. The double ring inductor is disposed on the first layer, located at outer side of the first trace and the third trace, and coupled to the first trace and the third trace.

Claims (35)

1. An inductor device, comprising:

a first trace disposed in a first area, and located on a first layer;

a second trace disposed in the first area, coupled to the first trace, and located on a second layer;

a third trace disposed in a second area, and located on the first layer;

a fourth trace disposed in the second area, coupled to the third trace, and located on the second layer; and

a double ring inductor having at least one input/output terminal disposed on the first layer, located at an outside of the first trace and the third trace, and coupled to the first trace and the third trace, wherein the double ring inductor further comprises:

a fifth trace disposed in the first area, and the fifth trace being coupled to the first trace;

a sixth trace disposed in the second area, and the sixth trace being coupled to the third trace, wherein the fifth trace and the sixth trace are coupled to each other at a junction of the first area and the second area, the fifth trace and the sixth trace are coupled to each other in at least two locations at the junction; and

at least one connector, wherein the sixth trace is coupled to the fifth trace through the at least one connector, wherein the at least one connector is disposed on the second layer and crosses over the at least one input/output terminal disposed on the first layer, wherein the at least one connector further comprises:

a first connector coupled to the fifth trace and the sixth trace at a first side of the inductor device;

a second connector coupled to the fifth trace and the sixth trace at a second side of the inductor device;

a first input/output terminal disposed at the fifth trace; and

a second input/output terminal disposed at the sixth trace,

wherein the first connector is disposed on the second layer, and crosses the first input/output terminal, and

wherein the second connector is disposed on the second layer, and crosses the second input/output terminal.

2. The inductor device of claim 1 , wherein the fifth trace comprises a plurality of first sub-wires, and the first sub-wires are coupled to each other at the junction in an interlaced manner.

3. The inductor device of claim 2 , wherein the sixth trace comprises a plurality of second sub-wires, and the second sub-wires are coupled to each other at the junction in an interlaced manner.

4. The inductor device of claim 3 , wherein the first trace and the second trace are partially overlapped with each other, and the third trace and the fourth trace are partially overlapped with each other.

5. An inductor device, comprising:

a first trace disposed in a first area, and located on a first layer;

a second trace disposed in the first area, coupled to the first trace, and located on a second layer;

a third trace disposed in a second area, and located on the first layer;

a fourth trace disposed in the second area, coupled to the third trace, and located on the second layer; and

a double ring inductor having at least one input/output terminal disposed on the first layer, located at an outside of the first trace and the third trace, and coupled to the first trace and the third trace, wherein the double ring inductor further comprises:

a fifth trace disposed in the first area, and the fifth trace being coupled to the first trace:

a sixth trace disposed in the second area, and the sixth trace being coupled to the third trace, wherein the fifth trace and the sixth trace are coupled to each other at a junction of the first area and the second area, the fifth trace and the sixth trace are coupled to each other in at least two locations at the junction; and

at least one connector, wherein the sixth trace is coupled to the fifth trace through the at least one connector, wherein the at least one connector is disposed on the second layer and crosses over the at least one input/output terminal disposed on the first layer, wherein the at least one connector further comprises:

a first connector coupled to the fifth trace and the sixth trace at a first side of the inductor device; and

a second connector coupled to the fifth trace and the sixth trace at a second side of the inductor device;

wherein the fifth trace comprises a plurality of first sub-wires, and the first sub-wires are coupled to each other at the junction in an interlaced manner,

wherein the sixth trace comprises a plurality of second sub-wires, and the second sub-wires are coupled to each other at the junction in an interlaced manner, and

wherein the first sub-wires are coupled to each other at a third side which is opposite to the junction in an interlaced manner.

6. The inductor device of claim 5 , wherein the second sub-wires are coupled to each other at a fourth side which is opposite to the junction in an interlaced manner.

7. The inductor device of claim 6 , wherein the first trace comprises at least one wire, and the first trace is respectively coupled to the first sub-wires which are located at an inner side of the first sub-wires at the first side and the second side.

8. The inductor device of claim 7 , wherein the third trace comprises at least one wire, and the third trace is respectively coupled to the second sub-wires which are located at an inner side of the second sub-wires at the first side and the second side.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2020
From: YEN, HSIAO-TSUNG; CHAN, KA-UN
To: REALTEK SEMICONDUCTOR CORPORATION
Reel/Frame 052220/0023 →
Priority Claims (1)
TW 109106957 · Mar 3, 2020 · national
Continuity (3)
Provisional Application 62871263 · Jul 8, 2019
Provisional Application 62826286 · Mar 29, 2019
Related Publication 20200312524A1 · Oct 1, 2020