IP Library Granted Patent US 11,106,061
Granted Patent B2
US 11,106,061 · App. 16/841,615 · Granted Aug 31, 2021

Method and system for a low-voltage integrated silicon high-speed modulator

Inventors: Ali Ayazi (San Diego, CA); Kam-Yan Hon (Oceanside, CA); Gianlorenzo Masini (Carlsbad, CA)
Assignee: Luxtera LLC
G02F1/025G02F1/0123G02F1/2255G02F1/2257H04B10/501H04B10/505H04B10/516H04B10/54G02F1/212G02F2201/063
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,106,061
App. No.
16/841,615
Granted
Aug 31, 2021
Kind
B2
Abstract

Methods and systems for a low-voltage integrated silicon high-speed modulator may include an optical modulator comprising first and second optical waveguides and two optical phase shifters, where each of the two optical phase shifters may comprise a p-n junction with a horizontal section and a vertical section and an optical signal is communicated to the first optical waveguide. A portion of the optical signal may then be coupled to the second optical waveguide. A phase of at least one optical signal in the waveguides may be modulated utilizing the optical phase shifters. A portion of the phase modulated optical signals may be coupled between the two waveguides, thereby generating two output signals from the modulator. A modulating signal may be applied to the phase shifters which may include a reverse bias.

Claims (25)

1. A method comprising:

modulating a phase of an optical signal in an optical waveguide via an optical phase shifter that comprises:

a slab waveguide portion, comprising:

a p-doped region;

a p+ doped region located on a first side of the p-doped region;

a first n-doped region located on a second side of the p-doped region, opposite to the first side, and defining a first pn-junction with the p-doped region;

an n+ doped region located on a third side of the n-doped region, opposite to the first pn-junction; and

a rib waveguide portion extending from a top surface of the slab waveguide portion, comprising:

a second n-doped region connected to the first n-doped region and the p-doped region, and defining a second pn-junction with the p-doped region in a plane perpendicular to the first pn-junction;

a p++ doped region defined above the top surface and extending from the p+ doped region; and

an n++ doped region defined above the top surface and extending from the n+ doped region.

2. The method according to claim 1 , comprising reverse-biasing at least one of the first pn-junction and the second pn-junction of the phase shifter.

3. The method according to claim 1 , comprising applying a modulating signal to the optical phase shifter.

4. The method according to claim 1 , wherein the optical phase shifter is integrated in silicon.

5. The method according to claim 1 , wherein the optical phase shifter is integrated in a CMOS chip.

6. An optical phase shifter, comprising:

a slab waveguide portion, comprising:

a p-doped region;

a p+ doped region located on a first side of the p-doped region;

a first n-doped region located on a second side of the p-doped region, opposite to the first side, and defining a first pn-junction with the p-doped region;

an n+ doped region located on a third side of the n-doped region, opposite to the first pn-junction;

a rib waveguide portion extending from a top surface of the slab waveguide portion, comprising:

a second n-doped region connected to the first n-doped region and the p-doped region, and defining a second pn-junction with the p-doped region in a plane perpendicular to the first pn-junction;

a p++ doped region defined above the top surface and extending from the p+ doped region; and

an n++ doped region defined above the top surface and extending from the n+ doped region.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR'S NAME PREVIOUSLY RECORDED AT REEL: 058979 FRAME: 0027. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 24, 2022
From: LUXTERA LLC
To: CISCO TECHNOLOGY, INC.
Reel/Frame 059496/0803 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2022
From: CISCO SYSTEMS, INC.
To: CISCO TECHNOLOGY, INC.
Reel/Frame 058979/0027 →
Continuity (5)
Continuation 16057508 · Aug 7, 2018
Continuation 15402400 · Jan 10, 2017
Continuation 14217743 · Mar 18, 2014
Provisional Application 61852702 · Mar 19, 2013
Related Publication 20200292855A1 · Sep 17, 2020