IP Library Granted Patent US 10,923,517
Granted Patent B2
US 10,923,517 · App. 16/854,344 · Granted Feb 16, 2021

Solid-state imaging apparatus having output circuit unit for outputting a pixel signal

Inventors: Harumi Tanaka (Kanagawa, JP); Yoshiaki Masuda (Kanagawa, JP); Shinji Miyazawa (Kanagawa, JP); Minoru Ishida (Tokyo, JP)
Assignee: Sony Corporation
H01L27/14605G01N21/64G01N21/78H01L23/481H01L27/14618H01L27/14632H01L27/14636H01L27/14685H01L27/14687H01L31/0543H04N5/349H04N5/369G01N21/6454G01N2021/6471H01L27/14621H01L27/14627H01L27/14634
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,923,517
App. No.
16/854,344
Granted
Feb 16, 2021
Kind
B2
Abstract

The present disclosure relates to reducing the size of a solid-state imaging apparatus. The solid-state imaging apparatus is configured by laminating a first structure body, comprising a pixel array unit in which pixels for performing photoelectric conversion are two-dimensionally aligned, and a second structure body, comprising an output circuit unit for outputting a pixel signal. The output circuit unit, including a through via which penetrates a semiconductor substrate constituting a part of the second structure body, and a signal output external terminal connected to the outside of the apparatus are arranged under the first structure body, the output circuit unit is connected to the signal output external terminal via the through via, and the outermost surface of the apparatus is a resin layer formed on an upper layer of an on-chip lens of the pixel array unit.

Claims (18)

1. A solid-state imaging apparatus, comprising:

a laminated structure including:

a semiconductor substrate;

a pixel array unit having pixels, wherein each pixel includes a photodiode;

an output circuit outputting a pixel signal outputted from the pixels; and

a signal output external terminal connected to the output circuit via a through via;

an on-chip lens above the laminated structure; and

a lens structure fixed to the on-chip lens through a sealing resin.

2. The solid-state imaging apparatus according to claim 1 , further comprising a rib structure body.

3. The solid-state imaging apparatus according to claim 2 , wherein the rib structure body has a rectangular shape so as to surround an outer peripheral portion of the pixel array unit.

4. The solid-state imaging apparatus according to claim 1 , comprising a resin layer formed on a surface of the on-chip lens.

5. The solid-state imaging apparatus according to claim 1 , comprising an antireflection film formed on a surface of the on-chip lens.

6. The solid-state imaging apparatus according to claim 1 , further comprising:

a laminated lens structure body formed above the laminated structure.

7. The solid-state imaging apparatus according to claim 6 , wherein the laminated lens structure body comprises a plurality of lens-attached substrates.

8. The solid-state imaging apparatus according to claim 7 , wherein each lens-attached substrate has a configuration in which a lens resin portion is added to a carrier substrate.

9. The solid-state imaging apparatus according to claim 8 , wherein the carrier substrate has a through hole, and wherein the lens resin portion is formed inside the through hole.

10. The solid-state imaging apparatus according to claim 6 , wherein the laminated lens structure body is formed by laminating together two lens-attached substrates.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 21, 2020
From: TANAKA, HARUMI; MASUDA, YOSHIAKI; MIYAZAWA, SHINJI; ISHIDA, MINORU
To: SONY CORPORATION
Reel/Frame 052459/0413 →
Priority Claims (1)
JP 2016-065607 · Mar 29, 2016 · national
Continuity (2)
Continuation 16086404
Related Publication 20200251511A1 · Aug 6, 2020