IP Library Granted Patent US 11,107,691
Granted Patent B2
US 11,107,691 · App. 16/862,115 · Granted Aug 31, 2021

Method of manufacturing semiconductor device

Inventors: Toru Ikeda (Nagoya, JP); Tomohiko Mori (Nagakute, JP); Narumasa Soejima (Nagakute, JP); Hideya Yamadera (Nagakute, JP)
Assignee: DENSO CORPORATION
H01L21/30612H01L21/31116
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,107,691
App. No.
16/862,115
Granted
Aug 31, 2021
Kind
B2
Abstract

A method of manufacturing a semiconductor device is provided, and the method may include: preparing a semiconductor substrate constituted of a group III nitride semiconductor, a main surface of the semiconductor substrate being a c-plane; forming a grove on the main surface by dry dry-etching the main surface; and wet-etching an inner surface of the groove using an etchant to expose the c-plane of the semiconductor substrate in a wet-etched region, the etching having an etching rate to the c-plane of the semiconductor substrate that is lower than the etching rate to a plane other than the c-plane of the semiconductor substrate.

Claims (11)

1. A method for manufacturing a semiconductor device, the method comprising:

preparing a semiconductor substrate constituted of a group III nitride semiconductor and including a p-type body region, a main surface of the semiconductor substrate being a c-plane;

forming a groove on the main surface by dry-etching the main surface; and

wet-etching an inner surface of the groove using an etchant to expose the c-plane including the body region in a wet-etched region, the etchant having an etching rate to the c-plane of the semiconductor substrate that is lower than the etching rate to a plane other than the c-plane of the semiconductor substrate;

forming an n-type source region and an n-type drain region in the semiconductor substrate such that the c-plane exposed by the wet etching includes the source region and the drain region, and the body region is located between the source region and the drain region on the c-plane exposed by the wet etching; and

forming a gate electrode at a position facing an area between the source region and the drain region of the c-plane exposed by the wet etching.

2. The method of claim 1 , wherein

the forming of the source region and the drain region comprises forming at least one of the source region and the drain region at a position of a bottom surface of the groove.

3. The method of claim 2 , wherein

the forming of the groove on the main surface comprises forming a first groove and a second groove on the main surface, and

the forming of the source region and the drain region comprises forming the source region at a position of a bottom surface of the first groove and forming the drain region at a position of a bottom surface of the second groove.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 053892/0724 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2020
From: IKEDA, TORU; MORI, TOMOHIKO; SOEJIMA, NARUMASA; YAMADERA, HIDEYA
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 052537/0797 →
Priority Claims (1)
JP JP2019-092428 · May 15, 2019 · national
Continuity (1)
Related Publication 20200365409A1 · Nov 19, 2020