IP Library Granted Patent US 11,430,717
Granted Patent B2
US 11,430,717 · App. 16/863,222 · Granted Aug 30, 2022

Semiconductor device

Inventor: Takanori Kawashima (Anjo, JP)
Assignee: DENSO CORPORATION
H01L23/492H01L23/3121
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,430,717
App. No.
16/863,222
Filed
Apr 30, 2020
Granted
Aug 30, 2022
Kind
B2
Art Unit
2897
USPC
257/676
Abstract

A semiconductor device may include: an upper conductive plate, a middle conductive plate, and a lower conductive plate that are stacked on each other; a first semiconductor chip located between the upper conductive plate and the middle conductive plate and electrically connected to both the upper conductive plate and the middle conductive plate; and a second semiconductor chip located between the middle conductive plate and the lower conductive plate and electrically connected to both the middle conductive plate and the lower conductive plate, wherein one of an area of the upper conductive plate and an are of the lower conductive plate may be smaller than an area of the middle conductive plate, and another of the area of the upper conductive plate and the area of the lower conductive plate may be larger than the area of the middle conductive plate.

Claims (20)

1. A semiconductor device comprising:

an upper conductive plate, a middle conductive plate, and a lower conductive plate that are stacked on each other;

a first semiconductor chip located between the upper conductive plate and the middle conductive plate and electrically connected to both the upper conductive plate and the middle conductive plate; and

a second semiconductor chip located between the middle conductive plate and the lower conductive plate and electrically connected to both the middle conductive plate and the lower conductive plate,

wherein, in a plan view along a stacking direction,

one of an area of the upper conductive plate and an area of the lower conductive plate is smaller than an area of the middle conductive plate and is larger than an area of the first semiconductor chip and an area of the second semiconductor chip, and

another of the area of the upper conductive plate and the area of the lower conductive plate is larger than the area of the middle conductive plate.

2. The semiconductor device according to claim 1 , wherein

each of the first semiconductor chip and the second semiconductor chip comprises a first main electrode and a second main electrode which has a larger area than the first main electrode,

the first semiconductor chip is connected to the upper conductive plate by the first main electrode and is connected to the middle conductive plate by the second main electrode, and

the second semiconductor chip is connected to the middle conductive plate by the first main electrode and is connected to the lower conductive plate by the second main electrode.

3. The semiconductor device according to claim 2 , wherein

the area of the upper conductive plate is smaller than the area of the middle conductive plate, and

the area of the lower conductive plate is larger than the area of the middle conductive plate.

4. The semiconductor device according to claim 2 , wherein

the area of the upper conductive plate is larger than the area of the middle conductive plate, and

the area of the lower conductive plate is smaller than the area of the middle conductive plate.

5. The semiconductor device according to claim 1 , wherein

a thickness of one of the upper conductive plate and the lower conductive plate is larger than a thickness of another of the upper conductive plate and the lower conductive plate.

6. The semiconductor device according to claim 1 , further comprising an encapsulant encapsulating the first semiconductor chip and the second semiconductor chip and integrally holding the upper conductive plate, the middle conductive plate, and the lower conductive plate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 053892/0724 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2020
From: KAWASHIMA, TAKANORI
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 052541/0029 →
Priority Claims (1)
JP JP2019-092427 · May 15, 2019 · national
Continuity (1)
Related Publication 20200365491A1 · Nov 19, 2020