IP Library › Granted Patent US 12,321,022
Granted Patent B2
US 12,321,022 · App. 16/866,528 · Granted Jun 3, 2025

Apparatus for optical fiber-to-photonic chip connection and associated methods

Inventors: Mark Wade (Berkeley, CA); Chen Sun (Berkeley, CA); John Fini (Berkeley, CA); Roy Edward Meade (Boise, ID); Vladimir Stojanovic (Berkeley, CA); Alexandra Wright (San Francisco, CA)
Assignee: Ayar Labs, Inc.
G02B6/423H10D62/115G02B6/3636G02B6/4214G02B6/4239G02B6/4283
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,321,022
App. No.
16/866,528
Granted
Jun 3, 2025
Kind
B2
Abstract

A photonic chip includes a substrate, an electrical isolation region formed over the substrate, and a front end of line (FEOL) region formed over the electrical isolation region. The photonic chip also includes an optical coupling region. The electrical isolation region and the FEOL region and a portion of the substrate are removed within the optical coupling region. A top surface of a the substrate within the optical coupling region includes a plurality of grooves configured to receive and align a plurality of optical fibers. The grooves are formed at a vertical depth within the substrate to provide for alignment of optical cores of the plurality of optical fibers with the FEOL region when the plurality of optical fibers are positioned within the plurality of grooves within the optical coupling region.

Claims (32)

1. A photonic chip, comprising:

a substrate;

a front end of line region formed over the substrate, the front end of line region including transistors and electro-optic devices; and

an optical coupling region formed to receive a plurality of optical fibers, wherein the front end of line region is removed within the optical coupling region, wherein the optical coupling region provides for alignment of optical cores of the plurality of optical fibers with the front end of line region when the plurality of optical fibers are positioned within the optical coupling region.

2. The photonic chip as recited in claim 1 , further comprising:

a buried oxide region disposed between the substrate and the front end of line region.

3. The photonic chip as recited in claim 2 , wherein the buried oxide region is removed within the optical coupling region.

4. The photonic chip as recited in claim 1 , further comprising:

a shallow trench isolation region disposed between the substrate and the front end of line region.

5. The photonic chip as recited in claim 4 , wherein the shallow trench isolation region is removed within the optical coupling region.

6. The photonic chip as recited in claim 1 , further comprising:

a deep trench isolation region disposed between the substrate and the front end of line region.

7. The photonic chip as recited in claim 6 , wherein the deep trench isolation region is removed within the optical coupling region.

8. The photonic chip as recited in claim 1 , wherein the optical coupling region includes alignment structures for aligning the optical cores of the plurality of optical fibers with the front end of line region.

9. The photonic chip as recited in claim 1 , wherein the alignment structures include a plurality of recessed regions that extend across the optical coupling region in a substantially parallel manner.

10. The photonic chip as recited in claim 1 , wherein the optical coupling region provides for alignment of optical cores of the plurality of optical fibers with a respective plurality of optical waveguides within the front end of line region.

11. The photonic chip as recited in claim 1 , wherein the optical coupling region provides for alignment of optical cores of the plurality of optical fibers with a respective plurality of optical grating couplers within the front end of line region.

12. The photonic chip as recited in claim 1 , further comprising:

a back end of line region formed over the front end of line region, the back end of line region removed within the optical coupling region, the back end of line region including metal interconnect structures.

13. The photonic chip as recited in claim 1 , further comprising:

an optical isolating material disposed between the substrate and the front end of line region.

14. A photonic chip, comprising:

a substrate, wherein a portion of the substrate is removed to form an optical coupling region, the optical coupling region formed to receive a plurality of optical fibers; and

a front end of line region formed over the substrate, the front end of line region including transistors and electro-optic devices, the front end of line region including a plurality of optical grating couplers positioned to optically couple with respective optical cores of the plurality of optical fibers through a corresponding optical turning mechanism.

15. The photonic chip as recited in claim 14 , wherein the substrate at an edge of the optical coupling region provides a stop barrier for the plurality of optical fibers.

16. The photonic chip as recited in claim 14 , further comprising:

an electrical isolation region disposed between the substrate and the front end of line region, wherein openings exist in the electrical isolation region to enable light transmission between the plurality of optical grating couplers and the plurality of optical fibers.

17. The photonic chip as recited in claim 16 , wherein the electrical isolation region is either one or more of a buried oxide region, a shallow trench isolation region, and a deep trench isolation region.

18. The photonic chip as recited in claim 14 , wherein the optical coupling region includes alignment structures for aligning the optical cores of the plurality of optical fibers as needed to optically couple the optical grating couplers with respective optical cores of the plurality of optical fibers through the corresponding optical turning mechanism.

19. The photonic chip as recited in claim 14 , wherein a depth of the portion of the substrate that is removed to form the optical coupling region is greater than an outer diameter of any of the plurality of optical fibers, wherein the depth of the portion of the substrate that is removed to form the optical coupling region is measured perpendicular to a bottom surface of the substrate.

20. The photonic chip as recited in claim 14 , further comprising:

a back end of line region formed over the front end of line region, the back end of line region including metal interconnect structures.

Continuity (3)
Continuation 15902923 · Feb 22, 2018
Provisional Application 62462711 · Feb 23, 2017
Related Publication 20200264390A1 · Aug 20, 2020
References Cited (16)
US 5641612A · Lee et al. · 1997 [cited by applicant]
US 6316281B1 · Lee et al. · 2001 [cited by applicant]
US 6360043B1 · Bostock · 2002 [cited by examiner]
US 6866426B1 · Steinberg et al. · 2005 [cited by applicant]
US 8139907B2 · Su · 2012 [cited by examiner]
US 8768122B2 · Yamaji et al. · 2014 [cited by applicant]
US 9274283B1 · Ellis-Monaghan · 2016 [cited by examiner]
US 9995881B1 · Patel · 2018 [cited by examiner]
US 20040228580A1 · Lee et al. · 2004 [cited by applicant]
US 20070274630A1 · Ghiron · 2007 [cited by examiner]
US 20110075965A1 · DeMeritt · 2011 [cited by examiner]
US 20130177281A1 · Kosenko · 2013 [cited by examiner]
US 20160274318A1 · Vallance · 2016 [cited by examiner]
CN 202256764U · 2012 [cited by applicant]
CN 102834754A · 2012 [cited by applicant]
PCT/US18/19439, International Search Report and Written Opinion. [cited by applicant]