IP Library › Granted Patent US 11,386,940
Granted Patent B2
US 11,386,940 · App. 16/875,798 · Granted Jul 12, 2022

Apparatuses and methods including multilevel command and address signals

Inventor: Kang-Yong Kim (Boise, ID)
Assignee: Micron Technology, Inc.
G11C7/1084G11C7/106G11C7/1057G11C7/1087G11C8/10G11C8/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,386,940
App. No.
16/875,798
Granted
Jul 12, 2022
Kind
B2
Abstract

Multilevel command and address (CA) signals are used to provide commands and memory addresses from a controller to a memory system. Using multilevel signals CA signals may allow for using fewer signals compared to binary signals to represent a same number of commands and/or address space, or using a same number of multilevel CA signals to represent a larger number of commands and/or address space. A number of external command/address terminals may be reduced without reducing a set of commands and/or address space. Alternatively, a number of external terminals may be maintained, but provide for an expanded set of commands and/or address space.

Claims (9)

1. A method, comprising:

receiving a plurality of multilevel command and address signals at a memory that represent a command structure including a command operand and memory addresses, the multilevel command and address signals having respective voltages corresponding to one of at least three different voltages, each of the at least three different voltages corresponding to a different value;

providing internal command signals representing the command operand based on the multilevel command and address signals;

providing internal address signals representing the memory addresses, the memory addresses including a plurality of bits represented by the internal address signals, wherein providing internal address signals comprises providing three bits of the memory address from two of the multilevel command and address signals; and

performing memory operations based on the internal command signals on memory locations based on the internal address signals.

2. The method of claim 1 wherein providing the internal command signals comprises providing output signals based on each of multilevel command and address signals wherein the output signals represent the value of the respective multilevel command and address signal.

3. The method of claim 2 wherein providing the internal address signals comprises decoding the output signals of a plurality of multilevel command and address signals and providing decoded signals having logic levels based on the logic levels of the output signals.

4. The method of claim 1 wherein providing internal command signals comprises providing a plurality of output signals having respective logic levels based on a value represented by a multilevel command and address signal.

5. The method of claim 4 wherein providing internal address signals comprises providing bits of the memory address based on the plurality of output signals.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: KIM, KANG-YONG
To: MICRON TECHNOLOGY, INC.
Reel/Frame 052676/0931 →
Continuity (2)
Provisional Application 62854525 · May 30, 2019
Related Publication 20200381025A1 · Dec 3, 2020
Cited By (2)
US 12,424,270 US 12,462,853