IP Library › Granted Patent US 11,387,237
Granted Patent B2
US 11,387,237 · App. 16/877,261 · Granted Jul 12, 2022

Semiconductor component having a fin and an epitaxial contact structure over an epitaxial layer thereof

Inventors: Kuo-Cheng Ching (Hsinchu County, TW); Ching-Wei Tsai (Hsinchu, TW); Kuan-Lun Cheng (Hsinchu, TW); Chih-Hao Wang (Hsinchu County, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H01L27/0924H01L21/28525H01L21/76831H01L21/76897H01L21/823814H01L21/823821H01L21/823864H01L21/823871H01L29/0649H01L29/0847H01L29/167H01L29/41791H01L29/6656H01L29/66545H01L29/66795H01L29/7851H01L21/28518H01L21/31116H01L21/76805H01L29/161H01L29/165H01L29/665H01L29/7848H01L2029/7858
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,387,237
App. No.
16/877,261
Granted
Jul 12, 2022
Kind
B2
Abstract

A FinFET device includes a fin, an epitaxial layer disposed at a side surface of the fin, a contact disposed on the epitaxial layer and on the fin. The contact includes an epitaxial contact portion and a metal contact portion disposed on the epitaxial contact portion. The doping concentration of the epitaxial contact portion is higher than a doping concentration of the epitaxial layer.

Claims (37)

1. A semiconductor component comprising:

an n-type device comprising:

a first fin disposed on a substrate;

a first epitaxial layer disposed on a sidewall of the first fin; and

a first contact disposed over the first fin and the first epitaxial layer, the first contact comprising an epitaxial contact portion and a metal contact portion disposed on the epitaxial contact portion, wherein the first epitaxial layer and the epitaxial contact portion have an interface there-between; and

a p-type device comprising:

a second fin disposed on the substrate;

a second epitaxial layer disposed on a sidewall of the second fin; and

a second contact disposed on the second epitaxial layer, wherein a top surface of the epitaxial contact portion is higher than a top surface of the second epitaxial layer.

2. The semiconductor component of claim 1 , wherein the first epitaxial layer comprises phosphorous doped silicon (SiP).

3. The semiconductor component of claim 1 , wherein the epitaxial contact portion comprises phosphorous doped silicon (SiP).

4. The semiconductor component of claim 1 , wherein a doping concentration of the epitaxial contact portion is higher than a doping concentration of the first epitaxial layer.

5. The semiconductor component of claim 1 , wherein the n-type device further comprises a silicide between the epitaxial contact portion and the metal contact portion.

6. The semiconductor component of claim 1 , wherein the p-type device further comprises a silicide between and in contact with the second epitaxial layer and the second contact.

7. The semiconductor component of claim 6 , wherein the silicide is in contact with the second fin.

8. The semiconductor component of claim 1 , wherein the first epitaxial layer has an outermost sidewall separated from the epitaxial contact portion.

9. The semiconductor component of claim 1 , wherein a bottommost position of the epitaxial contact portion is higher than a bottommost position of the first epitaxial layer.

10. A FinFET device comprising:

a fin;

an epitaxial layer disposed on a sidewall of the fin; and

a contact disposed on the epitaxial layer and on the fin, the contact comprising an epitaxial contact portion and a metal contact portion disposed on the epitaxial contact portion, wherein a doping concentration of the epitaxial contact portion is higher than a doping concentration of the epitaxial layer, and wherein the epitaxial layer comprises a first portion and a second portion at opposite sides of the fin, and the first portion is separated from the second portion by the contact.

11. The FinFET device of claim 10 , wherein a top surface of the first portion is higher than a top surface of the second portion.

12. The FinFET device of claim 10 , wherein the epitaxial contact portion has an L-shaped cross-section.

13. A semiconductor device comprising:

a semiconductor fin extending from a substrate;

a source/drain epitaxial layer having a first portion extending on a first side of the semiconductor fin and a second portion extending on a second side of the semiconductor fin, the first portion of the source/drain epitaxial layer having a greater height than the second portion of the source/drain epitaxial layer; and

an epitaxial contact structure extending along a notched corner formed from a sidewall of the first portion of the source/drain epitaxial layer, a top surface of the semiconductor fin and a top surface of the second portion of the source/drain epitaxial layer.

14. The semiconductor device of claim 13 , wherein the epitaxial contact structure has a higher phosphorous concentration than the source/drain epitaxial layer.

15. The semiconductor device of claim 13 , wherein the epitaxial contact structure has a stepped profile.

16. The semiconductor device of claim 13 , further comprising:

a metal silicide layer over the epitaxial contact structure and having a stepped profile.

17. The semiconductor device of claim 13 , further comprising:

a metal contact structure over the epitaxial contact structure and having a shape complementary to a shape of the epitaxial contact structure.

18. The semiconductor device of claim 13 , further comprising:

a contact etch stop layer extending alongside the source/drain epitaxial layer and having a topmost position higher than a topmost position of the epitaxial contact structure.

19. The semiconductor device of claim 13 , wherein the epitaxial contact structure has a bottom part and a sidewall part extending upwardly from the bottom part along the sidewall of the first portion of the source/drain epitaxial layer, and the bottom part of the epitaxial contact structure has a thickness in a range from about 3 nm to about 10 nm.

20. The semiconductor device of claim 19 , wherein the sidewall part of the epitaxial contact structure has a height in a range from about 10 nm to about 20 nm.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2020
From: CHING, KUO-CHENG; TSAI, CHING-WEI; CHENG, KUAN-LUN; WANG, CHIH-HAO
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 052702/0928 →
Continuity (3)
Division 16059827 · Aug 9, 2018
Provisional Application 62591127 · Nov 27, 2017
Related Publication 20200312847A1 · Oct 1, 2020
Cited By (1)
US 12,218,136