IP Library Patent Application 16887640
Patent Application
App. No. 16/887,640

CAPACITOR IN SOCKET

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
16/887,640
Abstract

The present invention provides for an improved method and structure for forming an electrical interconnects mechanism in a Power Distribution Network (PDN) by placing capacitors on the top of the pin array on the printed circuit board (PCB) of the structure to decouple the PDN and results in lower impedance benefitting the frequency range of the PDN effecting a significant performance improvement in the spring-pin inductance from the transmission line. This reduction in impedance reduces the power supply ripple.

Claims (12)

1 . A structure for forming an electrical interconnects mechanism in a Power Distribution Network (PDN), comprising:

capacitors placed on top of one or more pin arrays in one or more respective sockets on top of a printed circuit board (PCB) of the PDN to decouple the PDN and resulting in lowering impedance to benefit frequency range of the PDN to effect a performance improvement in spring-pin inductance from a transmission line thereby reducing a power supply ripple.

2 . The structure according to claim 1 further comprising

one or more a plated inner holes or vias for one or more pins that touches or makes contact with said plated inner one or more spring pins in said PCB as it is held in place wherein a top narrow plunger-like electrical connection is made by said one or more pins for a fine pitch solution of approximately 0.4 mm and 0.35 mm pitch sockets.

3 . The structure according to claim 1 wherein said holes or vias have room for hole to copper tolerances of 2.5 mils to 5 mils to allow for a minimum copper width of no less than approximately 1.8 mils in between copper located between said holes and said vias wherein said hole to copper tolerances is a distance between a via or non-plated through hole and a copper feature on a PCB.

4 . The method of building holes or vias having room to accommodate said power and ground planes according to claim 3 comprising:

etching power or ground planes at one or more top surfaces of one or more respective sockets;

drilling a drilled one or more respective stepped holes;

plating one or more respective holes;

removing top copper material on each of said power or ground planes;

routing in said power or ground planes; and

adding spring pins in said power or ground planes.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 8, 2021
From: R&D CIRCUITS, INC.; R&D CIRCUITS INC.; R&D CIRCUITS,INC.
To: R&D CIRCUITS
Reel/Frame 056464/0411 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 4, 2020
From: THOMPSON, DONALD ERIC
To: R&D CIRCUITS,INC.
Reel/Frame 052836/0435 →