IP Library Granted Patent US 11,271,484
Granted Patent B2
US 11,271,484 · App. 16/891,867 · Granted Mar 8, 2022

Primary controller calibration and trimming using secondary controller in secondary-controlled flyback converters

Inventor: Hariom Rai (Bangalore, IN)
Assignee: Cypress Semiconductor Corporation
H02M3/33523H02M3/33507H02M3/33515H02M3/33538
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,271,484
App. No.
16/891,867
Granted
Mar 8, 2022
Kind
B2
Abstract

Communicating information stored at a secondary controller to a primary controller in a secondary-controlled flyback converter is described. In one embodiment, a method includes storing, by a secondary-side controller of a power converter, calibration information associated with a primary-side controller of the power converter. The power converter is a secondary-controlled alternating current to direct current (AC-DC) flyback converter comprising a galvanic isolation barrier. The method further includes sending, by the secondary-side controller, the calibration information to the primary-side controller across the galvanic isolation barrier in response to power-up of the power converter.

Claims (51)

1. An alternative current to direct current (AC-DC) power adapter device comprising:

a flyback transformer, coupled between AC terminals and DC terminals, including first galvanic isolation barrier;

a primary-side controller configured to control a primary-side power switch, wherein the primary-side power switch is coupled to a primary side of the flyback transformer;

a secondary-side controller configured to control a secondary-side power switch, wherein the secondary-side power switch is coupled to a secondary side of the flyback transformer;

a secondary-side field-effect transistor (FET) coupled between the secondary side of the flyback transformer and a ground line of a port connecting to the DC terminal; and

a pulse transformer including second galvanic isolation barrier between the primary-side controller and secondary-side controllers, wherein the secondary-side controller comprises non-volatile memory and is configured to:

store information associated with the primary-side controller; and

send the information to the primary-side controller across the second galvanic isolation barrier.

2. The AC-DC power adapter device of claim 1 , wherein the primary-side controller comprises:

a pulse receiver to receive a signal from the secondary-side controller across the second galvanic isolation barrier; and

a gate driver coupled to the pulse receiver configured to control operation of the primary-side power switch.

3. The AC-DC power adapter device of claim 1 , wherein the port is a USB Type-C port.

4. The AC-DC power adapter device of claim 1 , wherein the secondary-side controller is further configured to:

send a signal to notify the primary-side controller that the secondary-side controller is to send the information in a pre-defined sequence.

5. The AC-DC power adapter device of claim 1 , further comprising:

a rectifier coupled between the AC terminal and an AC line (Vin), wherein the AC line is coupled to a first end of a primary winding of the flyback transformer, wherein a second end of the primary winding is coupled to a primary drain of the primary-side power switch, wherein a first end of a secondary winding of the flyback transformer is coupled to a direct current (DC) output line (VBUS) and a second end of the secondary winding is coupled to a secondary drain of a secondary-side power switch; and

a bulk capacitor coupled between the AC line and a ground node.

6. The AC-DC power adapter device of claim 5 , wherein the primary-side controller is further configured to:

receive a turn-on pulse from the secondary-side controller;

apply the turn-on pulse to a gate of the primary-side power switch, the turn-on pulse causing a primary drain of the primary-side power switch to go from a low state to a high state and the secondary drain of the secondary-side power switch to go from a low state to a high state;

receive a turn-off pulse from the secondary-side controller; and

apply the turn-off pulse to the gate of the primary-side power switch, the turn-off pulse causing the primary-side power switch to go low and the secondary drain to go low.

7. The AC-DC power adapter device of claim 1 , wherein the primary-side controller comprises logic circuitry to detect a specific pattern in a signal from the pulse transformer.

8. The AC-DC power adapter device of claim 1 , wherein the primary-side controller comprises logic circuitry to detect at least two consecutive zeros or two consecutive ones in a signal from the pulse transformer.

9. An alternative current to direct current (AC-DC) flyback converter comprising:

a flyback transformer coupled between an AC terminal and a DC terminal;

a primary-side controller coupled to the flyback transformer; and

a secondary-side controller coupled to the flyback transformer, wherein the flyback transformer comprises non-volatile memory to store calibration information associated with the primary-side controller, wherein the secondary-side controller is configured to send the calibration information to the primary-side controller across a galvanic isolation barrier of the AC-DC flyback converter in response to power-up of the AC-DC flyback converter; and

a secondary-side field-effect transistor (FET) controlled by the secondary-side controller, wherein the secondary-side FET is coupled between the flyback transformer and a ground line of a port connecting to the DC terminal.

10. The AC-DC flyback converter of claim 9 , further comprising a pulse transformer coupled between the primary-side controller and the secondary-side controller.

11. The AC-DC flyback converter of claim 9 , wherein the secondary-side controller comprises non-volatile memory to store the calibration information.

12. The AC-DC flyback converter of claim 9 , wherein the secondary-side controller comprises a programmable driver with pull-up and pull-down circuitry to send a signal with a specific pattern to notify the primary-side controller that the secondary-side controller is to send the calibration information in a pre-defined sequence.

13. A method comprising:

storing, by a secondary-side controller of a power converter, calibration information associated with a primary-side controller of the power converter, wherein the power converter is a secondary-controlled alternating current to direct current (AC-DC) flyback converter comprising a galvanic isolation barrier;

sending, by the secondary-side controller, the calibration information to the primary-side controller across the galvanic isolation barrier in response to power-up of the power converter;

receiving a turn-on pulse from the secondary-side controller;

applying the turn-on pulse, by the primary-side controller, to a gate of the primary-side power switch, the turn-on pulse causing a primary drain of a primary-side power switch to go from a low state to a high state and a secondary drain of a secondary-side power switch to go from a low state to a high state;

receiving a turn-off pulse from the secondary-side controller; and

applying the turn-off pulse, by the primary-side controller, to the gate of the primary-side power switch, the turn-off pulse causing the primary-side power switch to go low and the secondary drain to go low.

14. The method of claim 13 , wherein sending the calibration information comprises sending, by a pulse transformer of the secondary-side controller to the primary-side controller across the galvanic isolation barrier, the calibration information as pulse information.

15. The method of claim 13 , wherein sending the calibration information comprises:

generating, by a pulse width modulation (PWM) controller of the secondary-side controller, a PWM pulse signal; and

applying the PWM pulse signal to a secondary side of a pulse transformer, wherein applying the PWM pulse signal to the secondary side of the pulse transformer induces a signal on a primary side of the pulse transformer to send the calibration information to the primary-side controller across the galvanic isolation barrier.

16. The method of claim 13 , further comprising:

receiving, by a pulse receiver of the primary-side controller, the signal on the primary side of the pulse transformer; and

outputting, by the pulse receiver, a control signal to a gate of a primary switching field effect transistor (FET) via a gate driver of the primary-side controller, wherein the control signal turns the primary switching FET on and off to control a flyback transformer of the power converter.

17. The method of claim 13 , further comprising sending, by the secondary-side controller to the primary-side controller, a signal with a specific pattern to notify the primary-side controller that the secondary-side controller is to send the calibration information in a pre-defined sequence, and wherein sending the calibration information comprises sending the calibration information in the pre-defined sequence across the galvanic isolation barrier after sending the signal with the specific pattern.

18. The method of claim 13 , further comprising sending, by the secondary-side controller to the primary-side controller, a signal with a specific pattern without clock synchronization of the primary-side controller and the secondary-side controller to notify the primary-side controller that the secondary-side controller is to send the calibration information in a pre-defined sequence.

19. The method of claim 13 , wherein the calibration information comprises trimming data for the primary-side controller, and wherein storing the calibration information comprises storing the trimming data in non-volatile memory (NVM) of the secondary-side controller.

20. The method of claim 13 , wherein the calibration information comprises firmware-based modifications to firmware of the primary-side controller, wherein the firmware-based modifications relate to the at least one of a primary side of the power converter or a specific circuit board in which the power converter is disposed, and wherein storing the calibration information comprises storing the firmware-based modifications in nonvolatile memory (NVM) of the secondary-side controller.

21. The method of claim 13 , wherein the calibration information comprises user-defined settings pertaining to the primary-side controller, and wherein storing the calibration information comprises storing the user-defined settings in non-volatile memory (NVM) of the secondary-side controller.

Assignments (2)
MERGER Recorded Nov 14, 2025
From: CYPRESS SEMICONDUCTOR CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 073571/0456 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 17, 2020
From: RAI, HARIOM
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 052965/0797 →
Continuity (2)
Continuation 16455503 · Jun 27, 2019
Related Publication 20200412257A1 · Dec 31, 2020