IP Library Granted Patent US 11,462,185
Granted Patent B2
US 11,462,185 · App. 16/901,129 · Granted Oct 4, 2022

Display device

Inventors: Hidetomo Kobayashi (Kanagawa, JP); Kei Takahashi (Kanagawa, JP); Shunpei Yamazaki (Tokyo, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G09G3/3648G02B27/01G02F1/1343G02F1/136286G06F1/1652G09G3/3233H01L27/124H01L27/1225H01L29/78648H04M1/0268G02F1/1303G02F1/13452G02F1/13458G02F1/13606G02F1/133391G02F1/133602G02F2201/52G09G2300/0426G09G2300/0452G09G2310/0264G09G2320/0223
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,462,185
App. No.
16/901,129
Granted
Oct 4, 2022
Kind
B2
Abstract

A display device with favorable display quality is provided. A display portion where a plurality of pixels is arranged in a matrix is divided into Region A and Region B, i.e., regions on the upstream side and the downstream side of a scanning direction. A signal line for supplying an image signal is provided in each of Region A and Region B. Region A and Region B adjoin each other such that a boundary line showing the boundary between the regions is bent. Bending the boundary line suppresses formation of a stripe in a boundary portion. For example, in a given column, the total number of pixels electrically connected to a signal line in Region A is made different from the total number of pixels electrically connected to a signal line in Region B.

Claims (60)

1. A display device comprising:

a plurality of pixels arranged in matrix;

a plurality of first scan lines;

a plurality of second scan lines;

a plurality of first signal lines; and

a plurality of second signal lines,

wherein the plurality of pixels comprises a display element and a transistor,

wherein the plurality of first signal lines and the plurality of second signal lines extend in a scanning direction,

wherein the plurality of first signal lines is on an upstream side of the scanning direction,

wherein the plurality of second signal lines is on a downstream side of the scanning direction,

wherein the plurality of first scan lines and the plurality of second scan lines extend in a direction intersecting with the scanning direction, and are separated from each other,

wherein the plurality of pixels comprises a first pixel electrically connected to one of the plurality of first signal lines and a second pixel electrically connected to one of the plurality of second signal lines,

wherein the plurality of first scan lines comprises a first scan line, a second scan line, and a third scan line,

wherein the first scan line overlaps with the plurality of first signal lines and does not overlap with the plurality of second signal lines,

wherein the second scan line overlaps with the plurality of second signal lines and does not overlap with the plurality of first signal lines,

wherein the third scan line overlaps with neither the plurality of first signal lines nor the plurality of second signal lines,

wherein the plurality of first signal lines comprises a first signal line, a second signal line, and a third signal line,

wherein the first signal line overlaps with the plurality of first scan lines and does not overlap with the plurality of second scan lines,

wherein the plurality of pixels is included in a display portion,

wherein the display portion comprises a first display portion, a second display portion, a third display portion, and a fourth display portion,

wherein the plurality of first scan lines is included in the first display portion and the second display portion, and

wherein the plurality of second scan lines is included in the third display portion and the fourth display portion.

2. The display device according to claim 1 ,

wherein the second signal line overlaps with the plurality of second scan lines and does not overlap with the plurality of first scan lines, and

wherein the third signal line overlaps with neither the plurality of first scan lines nor the plurality of second scan lines.

3. The display device according to claim 1 ,

wherein the plurality of first signal lines is included in the first display portion and the third display portion, and

wherein the plurality of second signal lines is included in the second display portion and the fourth display portion.

4. The display device according to claim 1 , wherein a semiconductor layer of the transistor comprises a metal oxide.

5. The display device according to claim 1 , wherein the display element is a liquid crystal element or a light-emitting element.

6. The display device according to claim 1 , wherein the plurality of pixels is in a display portion having a diagonal size of 60 inches or more.

7. The display device according to claim 1 , wherein the display device has a resolution of 8K or more.

8. The display device according to claim 1 , further comprising:

a first scan line driver electrically connected to the plurality of first scan lines;

a second scan line driver electrically connected to the plurality of second scan lines.

9. The display device according to claim 1 , further comprising:

a first signal line driver electrically connected to the plurality of first signal lines; and

a second signal line driver electrically connected to the plurality of second signal lines.

10. A display device comprising:

a plurality of pixels arranged in matrix;

a plurality of first scan lines;

a plurality of second scan lines;

a plurality of first signal lines; and

a plurality of second signal lines,

wherein the plurality of pixels comprises a display element and a transistor,

wherein the plurality of first signal lines and the plurality of second signal lines extend in a scanning direction,

wherein the plurality of first signal lines is on an upstream side of the scanning direction,

wherein the plurality of second signal lines is on a downstream side of the scanning direction,

wherein the plurality of first scan lines and the plurality of second scan lines extend in a direction intersecting with the scanning direction, and are separated from each other,

wherein the plurality of pixels comprises a first pixel electrically connected to one of the plurality of first signal lines and a second pixel electrically connected to one of the plurality of second signal lines,

wherein the plurality of first scan lines comprises a first scan line, a second scan line, and a third scan line,

wherein the first scan line overlaps with the plurality of first signal lines and does not overlap with the plurality of second signal lines,

wherein the second scan line overlaps with the plurality of second signal lines and does not overlap with the plurality of first signal lines,

wherein the third scan line overlaps with neither the plurality of first signal lines nor the plurality of second signal lines,

wherein the plurality of pixels is included in a display portion,

wherein the display portion comprises a first display portion, a second display portion, a third display portion, and a fourth display portion,

wherein the plurality of first scan lines is included in the first display portion and the second display portion,

wherein the plurality of second scan lines is included in the third display portion and the fourth display portion,

wherein the plurality of first signal lines is included in the first display portion and the third display portion, and

wherein the plurality of second signal lines is included in the second display portion and the fourth display portion.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2020
From: KOBAYASHI, HIDETOMO; TAKAHASHI, KEI; YAMAZAKI, SHUNPEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 052944/0268 →
Priority Claims (2)
JP 2017-005376 · Jan 16, 2017 · national
JP 2017-005407 · Jan 16, 2017 · national
Continuity (2)
Continuation 15866880 · Jan 10, 2018
Related Publication 20210065640A1 · Mar 4, 2021