IP Library Granted Patent US 11,493,972
Granted Patent B2
US 11,493,972 · App. 16/909,471 · Granted Nov 8, 2022

Hardware architecture for USB-C port power

Inventor: David Schneider (Mountain View, CA)
Assignee: Google LLC
G06F1/266G06F13/4068H02J7/0044H02J7/0047G06F2213/0042
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,493,972
App. No.
16/909,471
Granted
Nov 8, 2022
Kind
B2
Abstract

A system including a first Type-C port and a second Type-C port includes a mainboard and a sub-board. The mainboard includes battery terminals for connection to a battery, the first Type-C port, a primary switch-mode charger connected to the battery terminals and connected to the Type-C port, and an embedded controller. The sub-board includes the second Type-C port, and a secondary charging component connected to the second Type-C port and connected to the mainboard via a flexible connector. The embedded controller is configured to control the primary switch-mode charger and the secondary charging component for charging the battery.

Claims (42)

1. A system comprising:

a mainboard including:

battery terminals for connection to a battery,

a first power and data port,

a primary switch-mode charger connected to the battery terminals and connected to the first power and data port, and

an embedded controller; and

a sub-board including:

a second power and data port, and

a secondary charging component connected to the second power and data port and connected to the mainboard via a connector; and

wherein the embedded controller is configured to control the primary switch-mode charger and the secondary charging component for charging the battery, and

wherein the embedded controller is configured to select between the first power and data port and the second power and data port to charge the battery based on querying and comparing the amount of power applied on each port to determine which port has a higher amount of power.

2. The system of claim 1 , wherein the primary switch-mode charger is a buck-boost charger.

3. The system of claim 1 , wherein the secondary charging component is a buck-boost.

4. The system of claim 1 , wherein the first power and data port and the second power and data port are each Type-C ports connected in parallel by a system rail.

5. The system of claim 1 , wherein the embedded controller is configured to set an output voltage or an output current for the primary switch-mode charger based on a constant voltage setting or a constant current setting for the battery; and

wherein the primary switch-mode charger is configured to adjust the output voltage or the output current using a fast battery control loop based on a detected battery voltage or a detected battery current.

6. The system of claim 5 , further comprising a battery field-effect transistor (FET) in communication with the primary switch-mode charger; and

wherein the primary switch-mode charger is also configured to control the battery FET using the fast battery control loop based on the detected battery voltage or the detected battery current and a charging mode for the battery.

7. The system of claim 6 , wherein the primary switch-mode charger is configured to:

determine the charging mode according to the detected battery voltage or the detected battery current; and

send a signal to control a gate voltage of the battery FET according to the determined charging mode.

8. The system of claim 6 , wherein the battery FET is integrated into the primary switch-mode charger.

9. The system of claim 1 , wherein the embedded controller is configured to:

detect a battery voltage or a battery current; and

when a source device is connected to the second power and data port, set an output voltage for the secondary charging component based on the detected battery voltage or the detected battery current.

10. The system of claim 9 , wherein the embedded controller is further configured to estimate one or more resistances in the system based on the detected battery voltage or the detected battery current.

11. The system of claim 10 , wherein the embedded controller is further configured to adjust the output voltage using IR compensation when there is a system load.

12. The system of claim 9 , wherein the primary switch-mode charger is configured to:

determine that the detected battery voltage exceeds a maximum voltage or the detected battery current exceeds a maximum current; and

shut off a battery FET connected to the battery terminals to induce a voltage drop across the battery FET.

13. The system of claim 12 , wherein that the detected battery voltage exceeds the maximum voltage or the detected battery current exceeds the maximum current is determined based on an amount of power burned at the battery FET.

14. The system of claim 12 , wherein the primary switch-mode charger is further configured to send a notification to the embedded controller regarding shutting off the battery FET.

15. The system of claim 1 , wherein the primary switch-mode charger and the secondary charging component are both configured to perform fast role swap.

16. The system of claim 15 , wherein the primary switch-mode charger and the secondary charging component each have an integrated power and data port controller.

17. The system of claim 1 , wherein when the amount of power applied on the first power and data port is greater than the amount of power applied on the second power and data port, the embedded controller is configured to control the primary switch-mode charger to charge the battery using the first power and data port.

18. The system of claim 1 , wherein when the amount of power applied on the second power and data port is greater than the amount of power applied on the first power and data port, the embedded controller is configured to control the secondary charging component to charge the battery using the second power and data port.

19. A method for charging a battery, comprising:

determining an amount of power applied on a first power and data port of a mainboard, the first power and data port being connected to the battery via a primary switch-mode charger;

determining an amount of power applied on a second power and data port of a sub-board, the second power and data port being connected to the battery via a secondary charging component;

controlling, by an embedded controller of the mainboard, the primary switch-mode charger and the secondary charging component for charging the battery;

querying and comparing the amount of power applied on each of the first power and data port and the second power and data port; and

selecting, by the embedded controller, between the first power and data port and the second power and data port to charge the battery based on which port has a higher amount of power.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S ADDRESS ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 053066 FRAME: 0208. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 6, 2022
From: SCHNEIDER, DAVID
To: GOOGLE LLC
Reel/Frame 061765/0410 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2020
From: SCHNEIDER, DAVID
To: GOOGLE LLC
Reel/Frame 053066/0208 →
Continuity (1)
Related Publication 20210397235A1 · Dec 23, 2021
Cited By (1)
US 12,449,871