IP Library Granted Patent US 11,658,229
Granted Patent B2
US 11,658,229 · App. 16/914,503 · Granted May 23, 2023

Semiconductor device and method for fabricating the same

Inventors: Shih-Hsien Huang (Kaohsiung, TW); Sheng-Hsu Liu (Changhua County, TW); Wen Yi Tan (Fujian, CN)
H01L29/66636H01L29/0847H01L29/6653H01L29/6659H01L29/7833
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,658,229
App. No.
16/914,503
Granted
May 23, 2023
Kind
B2
Abstract

A method for fabricating semiconductor device includes the steps of first forming a gate structure on a substrate, forming a spacer adjacent to the gate structure, forming a recess adjacent to the spacer, trimming part of the spacer, and then forming an epitaxial layer in the recess. Preferably, the semiconductor device includes a first protrusion adjacent to one side of the epitaxial layer and a second protrusion adjacent to another side of the epitaxial layer, the first protrusion includes a V-shape under the spacer and an angle included by the V-shape is greater than 30 degrees and less than 90 degrees.

Claims (9)

1. A semiconductor device, comprising:

a gate structure on a substrate;

a first spacer adjacent to and directly contacting the gate structure and a second spacer adjacent to the first spacer;

a first epitaxial layer adjacent to the second spacer;

a second epitaxial layer on the first epitaxial layer and contacting a bottom surface of the second spacer directly, wherein a bottom surface of the second epitaxial layer comprises a first V-shape, a top surface of the second epitaxial layer comprises a second V-shape, and the top surface of the second epitaxial layer is even with a bottom surface of the first spacer; and

a third epitaxial layer on the second epitaxial layer and contacting a sidewall of the second spacer directly.

2. The semiconductor device of claim 1 , wherein the first epitaxial layer and second epitaxial layer comprise dopants of opposite conductive type.

3. The semiconductor device of claim 1 , wherein the second epitaxial layer and third epitaxial layer comprise dopants of opposite conductive type.

4. The semiconductor device of claim 1 , wherein the first V-shape is directly under the second spacer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2020
From: HUANG, SHIH-HSIEN; LIU, SHENG-HSU; TAN, WEN YI
To: UNITED SEMICONDUCTOR (XIAMEN) CO., LTD.
Reel/Frame 053066/0191 →
Priority Claims (1)
CN 202010472945.9 · May 29, 2020 · national
Continuity (1)
Related Publication 20210376125A1 · Dec 2, 2021