IP Library › Granted Patent US 10,818,619
Granted Patent B1
US 10,818,619 · App. 16/919,447 · Granted Oct 27, 2020

Chip packages and methods for forming the same

Inventor: Wang-Lai Yang (Shenzhen, CN)
Assignee: SHUNSIN TECHNOLOGY (ZHONG SHAN) LIMITED
H01L24/04B81B7/007B81C1/00301B81C1/00317H01L27/14618B81B2201/045B81C2203/0154H01L24/32H01L24/48H01L24/73H01L24/92H01L2224/04042H01L2224/04105H01L2224/12105H01L2224/32225H01L2224/48221H01L2224/48227H01L2224/48235H01L2224/73265H01L2224/92247H01L2924/141H01L2924/143H01L2924/15313H01L2924/181H01L2924/351
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,818,619
App. No.
16/919,447
Granted
Oct 27, 2020
Kind
B1
Abstract

A chip package for optical sensing includes a substrate, and a semiconductor device positioned on the substrate and coupled to the substrate through a first conducting element. Two molding processes are applied, to form a first colloid body on the substrate so as to cover the semiconductor device and, on the first colloid body, to form a second colloid body which covers an optical device. The optical device is electrically connected to the substrate through a second conducting element. The light transmittance of the second colloid body exceeds that of the first colloid body.

Claims (18)

1. A method for forming a chip package comprising:

providing a substrate having a first surface and a second surface opposite to the first surface, wherein the substrate comprises an interconnection structure passing through the first surface and the second surface;

positioning a semiconductor element on the first surface;

forming a first conductive element coupled between the interconnection structure and the semiconductor element;

forming a first colloid body on the substrate and covering the semiconductor element;

forming a through hole in the first colloid body to expose the interconnection structure;

filling metal into the through hole to form a metal plug;

positioning an optical element on the first colloid body;

forming a second conductive element coupled between the optical element and the metal plug;

forming a second colloid body on the first colloid body and covering the optical element.

2. The method of claim 1 , wherein the semiconductor element comprises micro-electromechanical systems.

3. The method of claim 1 , wherein a thickness of the second colloid body is less than that of the first colloid body.

4. The method of claim 1 , wherein a coefficient of thermal expansion of the second colloid body exceeds that of the first colloid body.

5. The method of claim 1 , wherein a material of the first colloid body is a resin with dark color.

6. The method of claim 1 , wherein a material of the second colloid body is a transparent resin.

7. The method of claim 1 , wherein the second colloid body is in direct physical contact with both the first colloid body and the optical element.

8. The method of claim 1 , further comprising forming a third conductive element in the first colloid body, the third conductive element in direct physical contact with both the first conductive element and the second conductive element.

9. The method of claim 1 , wherein a light transmittance of the second colloid body exceeds that of the first colloid body.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2020
From: YANG, WANG-LAI
To: SHUNSIN TECHNOLOGY (ZHONG SHAN) LIMITED
Reel/Frame 053107/0852 →
Priority Claims (1)
CN 2017 1 1261230 · Dec 4, 2017 · national
Continuity (1)
Division 15916286 · Mar 9, 2018