IP Library Granted Patent US 11,239,192
Granted Patent B2
US 11,239,192 · App. 16/943,015 · Granted Feb 1, 2022

Method and system for packing optimization of semiconductor devices

Inventors: Glenn Rinne (Apex, NC); Daniel Richter (Goldsboro, NC)
Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.
H01L24/14H01L23/49838H01L24/06H01L24/11H01L24/13H01L23/49816H01L24/81H01L2224/06051H01L2224/06177H01L2224/119H01L2224/11849H01L2224/131H01L2224/13012H01L2224/13014H01L2224/13015H01L2224/13016H01L2224/13017H01L2224/14051H01L2224/14131H01L2224/14133H01L2224/14135H01L2224/14141H01L2224/14151H01L2224/14153H01L2224/14154H01L2224/14177H01L2224/81815H01L2924/10156H01L2924/15311
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,239,192
App. No.
16/943,015
Granted
Feb 1, 2022
Kind
B2
Abstract

Provided is a disclosure for optimizing the number of semiconductor devices on a wafer/substrate. The optimization comprises laying out, cutting, and packaging the devices efficiently.

Claims (52)

1. An apparatus, comprising:

a substrate having a first surface and a second surface opposite the first surface, wherein the second surface comprises isosceles wedge-shaped regions bounded by first radial reference lines that radiate from a radial origin of the second surface and define an acute central angle of each isosceles wedge-shaped region at the radial origin; and

first interconnects arranged in each of the isosceles wedge-shaped regions, wherein each first interconnect includes a minor axis and a major axis greater than its respective minor axis, and wherein the major axis of each first interconnect in its respective isosceles wedge-shaped region is parallel to a second radial reference line that radiates from the radial origin and bisects the respective isosceles wedge-shaped region.

2. The apparatus of claim 1 , further comprising:

second interconnects, each second interconnect comprising a minor axis and a major axis greater than its respective minor axis;

wherein the second surface of the substrate comprises a first perimeter edge; and

wherein each second interconnect is arranged along the first perimeter edge of the second surface such that the major axis of each second interconnect is parallel to the first perimeter edge of the second surface.

3. The apparatus of claim 1 , further comprising:

second interconnects, each second interconnect comprising a minor axis and a major axis greater than its respective minor axis;

wherein the second surface of the substrate comprises a perimeter edge with one or more corners; and

wherein each second interconnect is arranged along a first corner of the one or more corners such that the major axis of each second interconnect is perpendicular to a third radial reference line that radiates from the radial origin and through the first corner of the one or more corners.

4. The apparatus of claim 1 , wherein:

the substrate comprises a semiconductor die; and

the first interconnects are electrically connected to circuitry of the semiconductor die.

5. The apparatus of claim 1 , further comprising:

a semiconductor die connected to the first surface of the substrate; and

wherein the first interconnects are electrically connected to circuitry of the semiconductor die via the substrate.

6. The apparatus of claim 1 , wherein each first interconnect is elliptical.

7. The apparatus of claim 1 , wherein each isosceles wedge-shaped region is an isosceles triangular-shaped region.

8. The apparatus of claim 1 , wherein every interconnect in a respective isosceles wedge-shaped region comprises a major axis that is parallel to its respective second radial reference line.

9. The apparatus of claim 1 , wherein:

each of the first interconnects of a respective isosceles wedge-shaped region lie on the second radial reference line of the respective isosceles wedge-shaped region; and

each isosceles wedge-shaped region further includes second interconnects not lying on its second radial reference line; and

a major axis of each second interconnect in its respective isosceles wedge-shaped region is parallel to the second radial reference line of the respective isosceles wedge-shaped region.

10. The apparatus of claim 1 , wherein the acute central angles of the isosceles wedge-shaped regions sum to 360°.

11. An apparatus, comprising:

a substrate having a first surface and a second surface opposite the first surface; and

interconnects arranged on the second surface of the substrate;

wherein the interconnects include a first quantity of interconnects arranged along a first circular reference line and a second quantity of interconnects arranged along a second circular reference line;

wherein the first and second circular reference lines that are concentric about a radial origin and the first circular reference line is radially outward from the second circular reference line;

wherein the first quantity of interconnects is greater than the second quantity of interconnects;

wherein every interconnect along the first and second circular reference lines includes a minor axis and a major axis greater than its respective minor axis; and

wherein the major axis of every interconnect along the first and second circular reference lines is perpendicular to its respective circular reference line.

12. The apparatus of claim 11 , wherein:

the first quantity of interconnects are uniformly distributed along the first circular reference line; and

the second quantity of interconnects are uniformly distributed along the second circular reference line.

13. The apparatus of claim 11 , wherein a first interconnect of the first quantity of interconnects and a second interconnect of the second quantity of interconnects are further arranged along a first radial reference line that radiates from the radial origin.

14. The apparatus of claim 11 , wherein:

the substrate comprises a semiconductor die; and

first interconnects of the interconnects are connected to circuitry of the semiconductor die.

15. The apparatus of claim 11 , further comprising:

a semiconductor die connected to the first surface of the substrate; and

wherein first interconnects of the interconnects are connected to circuitry of the semiconductor die via the substrate.

16. The apparatus of claim 11 , wherein each interconnect is elliptical.

17. A method comprising:

receiving a substrate having a first surface and a second surface opposite the first surface; and

arranging interconnects on the second surface of the substrate such that the interconnects include at least one of:

first interconnects arranged in each isosceles wedge-shaped region of the second surface bounded by first radial reference lines that radiate from a radial origin of the second surface and form acute central angles at the radial origin, wherein each first interconnect includes a minor axis and a major axis greater than its respective minor axis, and wherein the major axis of each first interconnect in its respective isosceles wedge-shaped region is parallel to a second radial reference line that radiates from the radial origin and bisects the respective isosceles wedge-shaped region; or

second interconnects along circular reference lines that are concentric about the radial origin of the second surface of the substrate, wherein every interconnect along the circular reference lines includes a minor axis and a major axis greater than its respective minor axis; and wherein the major axis of every interconnect along the circular reference lines is perpendicular to its respective circular reference line.

18. The method of claim 17 , wherein arranging the interconnects on the second surface of the substrate comprises arranging the first interconnects in each isosceles wedge-shaped region of the second surface.

19. The method of claim 17 , wherein arranging the interconnects on the second surface of the substrate comprises arranging the second interconnects along the circular reference lines.

20. The method of claim 17 , wherein arranging the interconnects comprises electrically connecting the first interconnects or the second interconnects to circuitry of the substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.
Reel/Frame 054514/0218 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2020
From: RINNE, GLENN; RICHTER, DANIEL
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 053353/0615 →