IP Library › Granted Patent US 11,398,186
Granted Patent B2
US 11,398,186 · App. 16/967,559 · Granted Jul 26, 2022

Pixel circuit, display device, driving method of pixel circuit, and electronic apparatus

Inventor: Naobumi Toyomura (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
G09G3/3233G09G2300/0819G09G2300/0842G09G2300/0861G09G2310/08G09G2320/0252G09G2320/045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,398,186
App. No.
16/967,559
Granted
Jul 26, 2022
Kind
B2
Abstract

A pixel circuit is provided including a light-emitting element, a drive transistor that supplies a current to the light-emitting element, a light-emission control transistor that controls connection between a drain node of the drive transistor and an anode of the light-emitting element, and a first reset transistor that sets a potential of the anode of the light-emitting element to a predetermined potential. The pixel circuit further includes a second reset transistor that controls connection between a drain node of the drive transistor and a gate node of the drive transistor, a write transistor that controls writing of a signal voltage at the gate node of the drive transistor, and a capacitive element provided between a signal line to which the signal voltage is applied and a source node of the write transistor.

Claims (67)

1. A pixel circuit, comprising:

a light-emitting element;

a drive transistor configured to supply a current to the light-emitting element;

a light-emission control transistor configured to control connection between a drain node of the drive transistor and an anode of the light-emitting element;

a first reset transistor configured to set a potential of the anode of the light-emitting element to a specific potential;

a second reset transistor configured to control connection between the drain node of the drive transistor and a gate node of the drive transistor;

a write transistor configured to control writing of a signal voltage at the gate node of the drive transistor, wherein

a first terminal of the second reset transistor is connected between the gate node of the drive transistor and a drain node of the write transistor, and

a second terminal of the second reset transistor is connected to the drain node of the drive transistor;

a first capacitive element between the gate node of the drive transistor and a power supply line; and

a second capacitive element between a signal line to which the signal voltage is applied and a source node of the write transistor, wherein the second capacitive element is configured to:

reduce a time associated with correction of a threshold voltage of the drive transistor, wherein the threshold voltage of the drive transistor is equal to one of the specific potential or a value obtained by addition of a potential on a low side to a threshold voltage of the first reset transistor; and

set a preparation voltage based on the correction of the threshold voltage of the drive transistor.

2. The pixel circuit according to claim 1 , wherein

the preparation voltage is equal to the value in a case where the specific potential is less than the value, and

the preparation voltage is equal to the specific potential in a case where the specific potential is equal to or greater than the value.

3. A display device, comprising:

a pixel circuit that includes:

a light-emitting element;

a drive transistor configured to supply a current to the light-emitting element;

a light-emission control transistor configured to control connection between a drain node of the drive transistor and an anode of the light-emitting element;

a first reset transistor configured to set a potential of the anode of the light-emitting element to a specific potential;

a second reset transistor configured to control connection between the drain node of the drive transistor and a gate node of the drive transistor;

a write transistor configured to control writing of a signal voltage at the gate node of the drive transistor, wherein

a first terminal of the second reset transistor is connected between the gate node of the drive transistor and a drain node of the write transistor, and

a second terminal of the second reset transistor is connected to the drain node of the drive transistor;

a first capacitive element between the gate node of the drive transistor and a power supply line; and

a second capacitive element between a signal line to which the signal voltage is applied and a source node of the write transistor, wherein the second capacitive element is configured to:

reduce a time associated with correction of a threshold voltage of the drive transistor, wherein the threshold voltage of the drive transistor is equal to one of the specific potential or a value obtained by addition of a potential on a low side to a threshold voltage of the first reset transistor; and

set a preparation voltage based on the correction of the threshold voltage of the drive transistor.

4. An electronic apparatus, comprising:

a display device that includes a pixel circuit, wherein the pixel circuit includes:

a light-emitting element;

a drive transistor configured to supply a current to the light-emitting element;

a light-emission control transistor configured to control connection between a drain node of the drive transistor and an anode of the light-emitting element;

a first reset transistor configured to set a potential of the anode of the light-emitting element to a specific potential;

a second reset transistor configured to control connection between the drain node of the drive transistor and a gate node of the drive transistor;

a write transistor configured to control writing of a signal voltage at the gate node of the drive transistor, wherein

a first terminal of the second reset transistor is connected between the gate node of the drive transistor and a drain node of the write transistor, and

a second terminal of the second reset transistor is connected to the drain node of the drive transistor;

a first capacitive element between the gate node of the drive transistor and a power supply line; and

a second capacitive element between a signal line to which the signal voltage is applied and a source node of the write transistor, wherein the second capacitive element is configured to:

reduce a time associated with correction of a threshold voltage of the drive transistor, wherein the threshold voltage of the drive transistor is equal to one of the specific potential or a value obtained by addition of a potential on a low side to a threshold voltage of the first reset transistor; and

set a preparation voltage based on the correction of the threshold voltage of the drive transistor.

5. A driving method, comprising:

in a pixel circuit including

a light-emitting element,

a drive transistor configured to supply a current to the light-emitting element,

a light-emission control transistor configured to control connection between a drain node of the drive transistor and an anode of the light-emitting element,

a first reset transistor configured to set a potential of the anode of the light-emitting element to a specific potential,

a second reset transistor configured to control connection between the drain node of the drive transistor and a gate node of the drive transistor,

a write transistor configured to control writing of a signal voltage at the gate node of the drive transistor, wherein

a first terminal of the second reset transistor is connected between the gate node of the drive transistor and a drain node of the write transistor, and

a second terminal of the second reset transistor is connected to the drain node of the drive transistor,

a first capacitive element between the gate node of the drive transistor and a power supply line, and

a second capacitive element between a signal line to which the signal voltage is applied and a source node of the write transistor:

turning off the light-emission control transistor and turning on the first reset transistor to set the potential of the anode of the light-emitting element to the specific potential upon start of a first period;

turning on the write transistor and the light-emission control transistor and turning on the second reset transistor to set a potential of the gate node of the drive transistor to a preparation voltage upon start of a second period after the first period;

turning off the light-emission control transistor to correct a threshold voltage of the drive transistor upon start of a third period after the second period;

turning on the second reset transistor upon start of a fourth period after the third period;

turning off the write transistor upon start of a fifth period after the fourth period;

turning off the first reset transistor during the fifth period; and

turning on the light-emission control transistor to supply the current to the light-emitting element upon start of a sixth period after the fifth period.

6. The driving method according to claim 5 , wherein

the preparation voltage in the second period is equal to one of the specific potential or a value obtained by adding a potential on a low side to a threshold voltage of the first reset transistor,

the preparation voltage is equal to the value in a case where the specific potential is less than the value, and

the preparation voltage is equal to the specific potential in a case where the specific potential is equal to or greater than the value.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 18, 2021
From: TOYOMURA, NAOBUMI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 056581/0637 →
Priority Claims (1)
JP JP2018-024112 · Feb 14, 2018 · national
Continuity (1)
Related Publication 20210233468A1 · Jul 29, 2021