IP Library Granted Patent US 11,282,937
Granted Patent B2
US 11,282,937 · App. 16/976,393 · Granted Mar 22, 2022

Semiconductor device and power conversion device

Inventors: Mutsuhiro Mori (Tokyo, JP); Tomoyuki Miyoshi (Tokyo, JP); Tomoyasu Furukawa (Tokyo, JP); Masaki Shiraishi (Tokyo, JP)
Assignee: Hitachi Power Semiconductor Device, Ltd.
H01L29/47H01L29/78H01L29/868
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,282,937
App. No.
16/976,393
Granted
Mar 22, 2022
Kind
B2
Abstract

The invention provides an inexpensive flywheel diode having a low power loss. A semiconductor substrate side of a gate electrode provided on a surface of an anode electrode side of a semiconductor substrate including silicon is surrounded by a p layer, an n layer, and a p layer via a gate insulating film. The anode electrode is in contact with the p layer with a low resistance, and is also in contact with the n layer or the p layer, and a Schottky diode is formed between the anode electrode and the n layer or the p layer.

Claims (62)

1. A semiconductor device, comprising:

a semiconductor substrate having a pair of surfaces;

a first semiconductor layer of a first conductivity type exposed on one surface of the semiconductor substrate;

a second semiconductor layer of the first conductivity type that is provided on the other surface side of the semiconductor substrate, in contact with the first semiconductor layer, and has a lower impurity concentration than that of the first semiconductor layer;

a third semiconductor layer of a second conductivity type formed in the second semiconductor layer and having a higher impurity concentration than that of the second semiconductor layer;

a fourth semiconductor layer of the first conductivity type formed in the third semiconductor layer;

a fifth semiconductor layer of the second conductivity type formed in the fourth semiconductor layer;

a cathode electrode provided on the one surface side of the semiconductor substrate and in ohmic contact with the first semiconductor layer;

an anode electrode provided on the other surface of the semiconductor substrate and in contact with the fifth semiconductor layer and the fourth semiconductor layer;

a gate electrode provided on the other surface of the semiconductor substrate; and

a gate insulating film formed between the gate electrode and the semiconductor substrate, wherein

a surface where the gate electrode is in contact with the semiconductor substrate via the gate insulating film is surrounded by the third semiconductor layer, the fourth semiconductor layer, and the fifth semiconductor layer, and a MOSFET is formed by the gate electrode, the third semiconductor layer, the fourth semiconductor layer, and the fifth semiconductor layer, and

the anode electrode is in electrical contact with at least a portion of the fifth semiconductor layer at a low resistance, and includes, in a path connecting the anode electrode and the third semiconductor layer, a junction having a reverse blocking characteristic when the anode electrode is applied with a voltage with which the third semiconductor layer has a negative potential with respect to a potential of the anode electrode.

2. The semiconductor device according to claim 1 , wherein

the anode electrode is further in contact with the third semiconductor layer.

3. The semiconductor device according to claim 1 , wherein

a junction between the anode electrode and the fourth semiconductor layer is a Schottky junction.

4. The semiconductor device according to claim 2 , wherein

a junction between the anode electrode and the third semiconductor layer is a Schottky junction.

5. The semiconductor device according to claim 3 , wherein

the semiconductor substrate is made of a silicon semiconductor, and the Schottky junction has a barrier height of 0.4 eV to 0.7 eV.

6. The semiconductor device according to claim 1 , wherein

at least a region of the anode electrode in contact with the fourth semiconductor layer is formed of Ti or a Ti silicide.

7. The semiconductor device according to claim 2 , wherein

at least a region of the anode electrode in contact with the third semiconductor layer is formed of Ti or a Ti silicide.

8. The semiconductor device according to claim 1 , wherein

the impurity concentration of the third semiconductor layer and an impurity concentration of the fourth semiconductor layer are both 5×10 17 cm −3 or less.

9. The semiconductor device according to claim 1 , further comprising:

basic cells each including one or two of the gate electrodes and repeatedly arranged on the semiconductor substrate, wherein

in a case a point X is a position on the surface of the semiconductor substrate where the gate electrode is in contact with the fifth semiconductor layer via the gate insulating film, and where the anode electrode includes a region in contact with the fifth semiconductor layer between the point X and a second point X adjacent to the point X on one side, and when A is an interval between the point X and the second point X, and B is an interval between the point X and a third point X adjacent to the point X on an opposite side to the second point X, B>A is established.

10. The semiconductor device according to claim 1 , wherein

the gate electrode has any structure among a planar structure provided on the other surface of the semiconductor substrate, a trench gate structure dug in the semiconductor substrate from the other surface of the semiconductor substrate, and a side gate structure provided on a side surface of the semiconductor substrate.

11. The semiconductor device according to claim 1 , wherein

the MOSFET is configured to, after the MOSFET is turned off and the MOSFET becomes nonconductive from a state where the MOSFET is turned on and the anode electrode and the cathode electrode are forward-biased to be conductive, be turned on again when the anode electrode and the cathode electrode are backward-biased and a current starts flowing in a reverse direction between the anode electrode and the cathode electrode.

12. A power conversion device, comprising:

a pair of DC terminals;

a DC-AC conversion circuit configured by connecting two IGBT elements configured to turn on and off a current in series between the DC terminals; and

an AC terminal connected to a part where the two IGBT elements of the DC-AC conversion circuit are connected to each other, wherein

a MOS control diode including the semiconductor device according to claim 1 is connected in antiparallel with each of the IGBT elements.

13. The power conversion device according to claim 12 , wherein

the IGBT elements are each formed on the same semiconductor substrate as that of a semiconductor device wherein the semiconductor device comprises:

a semiconductor substrate having a pair of surfaces;

a first semiconductor layer of a first conductivity type exposed on one surface of the semiconductor substrate;

a second semiconductor layer of the first conductivity type that is provided on the other surface side of the semiconductor substrate, in contact with the first semiconductor layer, and has a lower impurity concentration than that of the first semiconductor layer;

a third semiconductor layer of a second conductivity type formed in the second semiconductor layer and having a higher impurity concentration than that of the second semiconductor layer;

a fourth semiconductor layer of the first conductivity type formed in the third semiconductor layer;

a fifth semiconductor layer of the second conductivity type formed in the fourth semiconductor layer;

a cathode electrode provided on the one surface side of the semiconductor substrate and in ohmic contact with the first semiconductor layer;

an anode electrode provided on the other surface of the semiconductor substrate and in contact with the fifth semiconductor layer and the fourth semiconductor layer;

a gate electrode provided on the other surface of the semiconductor substrate; and

a gate insulating film formed between the gate electrode and the semiconductor substrate, wherein

a surface where the gate electrode is in contact with the semiconductor substrate via the gate insulating film is surrounded by the third semiconductor layer, the fourth semiconductor layer, and the fifth semiconductor layer, and a MOSFET is formed by the gate electrode, the third semiconductor layer, the fourth semiconductor layer, and the fifth semiconductor layer, and

the anode electrode is in electrical contact with at least a portion of the fifth semiconductor layer at a low resistance, and includes, in a path connecting the anode electrode and the third semiconductor layer, a junction having a reverse blocking characteristic when the anode electrode is applied with a voltage with which the third semiconductor layer has a negative potential with respect to a potential of the anode electrode.

14. The power conversion device according to claim 12 , wherein

each of the IGBT elements is a dual gate IGBT including a first gate and a second gate configured to be able to perform turned on and off control independently of each other.

15. The power conversion device according to claim 14 , wherein

both the first gate and the second gate of each of the IGBT elements connected in parallel to the MOS control diodes are configured to be turned off during a period when the MOSFET of the semiconductor device is off.

16. The power conversion device according to claim 14 , wherein

the semiconductor device includes a first semiconductor device and a second semiconductor device connected in parallel to each other,

a lifetime of a carrier of the second semiconductor layer of the second semiconductor device is longer than a lifetime of a carrier of the second semiconductor layer of the first semiconductor device,

the MOSFETs of the first semiconductor device and the second semiconductor device are configured to be turned on and become conductive during at least one time period in a forward direction, and

at a time of a backward recovery, the MOSFET of the second semiconductor device is configured to be turned off prior to the MOSFET of the first semiconductor device immediately before the backward recovery, and thereafter the MOSFET of the first semiconductor device is configured to be turned off.

Assignments (2)
CHANGE OF NAME Recorded Apr 30, 2025
From: HITACHI POWER SEMICONDUCTOR DEVICE LTD.
To: MINEBEA POWER SEMICONDUCTOR DEVICE INC.
Reel/Frame 071142/0232 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2020
From: MORI, MUTSUHIRO; MIYOSHI, TOMOYUKI; FURUKAWA, TOMOYASU; SHIRAISHI, MASAKI
To: HITACHI POWER SEMICONDUCTOR DEVICE, LTD.
Reel/Frame 053623/0391 →
Priority Claims (1)
JP JP2018-034628 · Feb 28, 2018 · national
Continuity (1)
Related Publication 20210057537A1 · Feb 25, 2021
Cited By (2)
US 12,341,503 US 12,432,950