IP Library › Granted Patent US 11,395,963
Granted Patent B2
US 11,395,963 · App. 17/008,482 · Granted Jul 26, 2022

High speed scan-out of server display buffer for cloud gaming applications

Inventors: Roelof Roderick Colenbrander (Costa Mesa, CA); Mark E. Cerny (Los Angeles, CA)
Assignee: Sony Interactive Entertainment Inc.
A63F13/355A63F13/358A63F13/52A63F13/537A63F2300/534A63F2300/538H04L65/4069H04L67/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,395,963
App. No.
17/008,482
Granted
Jul 26, 2022
Kind
B2
Abstract

A method for cloud gaming. The method including generating a video frame when executing a video game at a server, wherein the video frame is stored in a frame buffer. The method including determining a maximum pixel clock for a chip-set including a scan-out block. The method including determining a frame rate setting based on the maximum pixel clock and an image size of a target display of a client. The method including determining a speed setting value for the chip-set. The method including scanning the video frame into the scan-out block from the frame buffer. The method including scanning-out the video frame from the scan-out block to the encoder at the speed setting value.

Claims (80)

1. A method of cloud gaming, comprising;

generating a video frame when executing a video game at a server, wherein the video frame is stored in a frame buffer;

determining a maximum pixel clock for a chip-set including the frame buffer;

determining a frame rate setting based on the maximum pixel clock and an image size of a target display of a client;

determining a speed setting value for the chip-set;

scanning-out the video frame to an encoder at the speed setting value;

scanning the video frame into a scan-out block from the frame buffer, wherein the chip-set includes the scan-out block;

scanning-out the video frame from the scan-out block at the speed setting value;

generating a feature at a feature processing engine and storing the feature in a user interface buffer, wherein the feature is configured as an overlay;

scanning the feature into the scan-out block from the user interface buffer;

modifying the video frame using the feature to generate a modified video frame; and

scanning-out the modified video frame from the scan-out block to the encoder at the speed setting value.

2. The method of claim 1 , wherein a rate at which the video frame is scanned-out to the encoder from the scan-out block is higher than a rate at which the video frame was generated.

3. The method of claim 1 ,

wherein the maximum pixel clock is based on chip compute settings of the chip-set or a self-diagnostic test,

wherein the speed setting value is a bit rate setting or a frame rate setting.

4. The method of claim 1 , wherein the modifying the video frame includes:

combining the feature and the video frame at the scan-out block at the speed setting value;

performing one or more additional operations on the feature and video frame that are combined to generate the modified video frame.

5. The method of claim 4 , wherein the one or more additional operations includes:

decompressing DCC compressed surface;

resolution scaling;

performing color space conversion;

performing degamma;

performing HDR expansion;

performing gamut remap;

performing LUT shaping;

tone mapping;

blending gamma.

6. The method of claim 1 , further comprising:

encoding the modified video frame at the encoder.

7. A non-transitory computer-readable medium storing a computer program for cloud gaming, the computer-readable medium comprising:

program instructions for generating a video frame when executing a video game at a server, wherein the video frame is stored in a frame buffer;

program instructions for determining a maximum pixel clock for a chip-set including the frame buffer;

program instructions for determining a frame rate setting based on the maximum pixel clock and an image size of a target display of a client;

program instructions for determining a speed setting value for the chip-set;

program instructions for scanning-out the video frame to an encoder at the speed setting value;

program instructions for scanning the video frame into a scan-out block from the frame buffer, wherein the chip-set includes the scan-out block; and

program instructions for scanning-out the video frame from the scan-out block at the speed setting value;

program instructions for generating a feature at a feature processing engine and storing the feature in a user interface buffer, wherein the feature is configured as an overlay;

program instructions for scanning the feature into the scan-out block from the user interface buffer;

program instructions for modifying the video frame using the feature to generate a modified video frame; and

program instructions for scanning-out the modified video frame from the scan-out block to the encoder at the speed setting value.

8. The non-transitory computer-readable medium of claim 7 , wherein in the computer program for cloud gaming a rate at which the video frame is scanned-out to the encoder from the scan-out block is higher than a rate at which the video frame was generated.

9. The non-transitory computer-readable medium of claim 7 ,

wherein in the computer program for cloud gaming the maximum pixel clock is based on chip compute settings of the chip-set or a self-diagnostic test,

wherein in the computer program for cloud gaming the speed setting value is a bit rate setting or a frame rate setting.

10. A computer system comprising:

a processor; and

memory coupled to the processor and having stored therein instructions that, if executed by the computer system, cause the computer system to execute a method for cloud gaming comprising:

generating a video frame when executing a video game at a server, wherein the video frame is stored in a frame buffer;

determining a maximum pixel clock for a chip-set including the frame buffer;

determining a frame rate setting based on the maximum pixel clock and an image size of a target display of a client;

determining a speed setting value for the chip-set;

scanning-out the video frame to an encoder at the speed setting value;

scanning the video frame into a scan-out block from the frame buffer, wherein the chip-set includes the scan-out block; and

scanning-out the video frame from the scan-out block at the speed setting value;

generating a feature at a feature processing engine and storing the feature in a user interface buffer, wherein the feature is configured as an overlay;

scanning the feature into the scan-out block from the user interface buffer;

modifying the video frame using the feature to generate a modified video frame; and

scanning-out the modified video frame from the scan-out block to the encoder at the speed setting value.

11. The computer system of claim 10 , wherein in the method a rate at which the video frame is scanned-out to the encoder from the scan-out block is higher than a rate at which the video frame was generated.

12. The computer system of claim 10 ,

wherein in the method the maximum pixel clock is based on chip compute settings of the chip-set or a self-diagnostic test;

wherein in the method the speed setting value is a bit rate setting or a frame rate setting.

13. The computer system of claim 10 , wherein in the method the modifying the video frame includes:

combining the feature and the video frame at the scan-out block at the speed setting value;

performing one or more additional operations on the feature and video frame that are combined to generate the modified video frame.

14. The computer system of claim 13 , wherein in the method the one or more additional operations includes:

decompressing DCC compressed surface;

resolution scaling;

performing color space conversion;

performing degamma;

performing HDR expansion;

performing gamut remap;

performing LUT shaping;

tone mapping;

blending gamma.

15. The computer system of claim 10 , the method further comprising:

encoding the modified video frame at the encoder.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2021
From: COLENBRANDER, ROELOF RODERICK; CERNY, MARK E.
To: SONY INTERACTIVE ENTERTAINMENT INC.
Reel/Frame 055936/0622 →
Continuity (4)
Provisional Application 62909175 · Oct 1, 2019
Provisional Application 62909172 · Oct 1, 2019
Provisional Application 62909166 · Oct 1, 2019
Related Publication 20210093962A1 · Apr 1, 2021