IP Library › Granted Patent US 11,308,018
Granted Patent B2
US 11,308,018 · App. 17/015,963 · Granted Apr 19, 2022

Virtualized link states of multiple protocol layer package interconnects

Inventors: Joon Teik Hor (Bayan Lepas, MY); Ting Lok Song (Bayan Lepas, MY); Mahesh Wagh (Portland, OR); Su Wei Lim (Penang, MY)
Assignee: Intel Corporation
G06F13/4031G06F13/1652G06F13/387G06F13/4208
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,308,018
App. No.
17/015,963
Granted
Apr 19, 2022
Kind
B2
Abstract

Systems, methods, and devices can include a first die comprising a first arbitration and multiplexing logic, a first protocol stack associated with a first interconnect protocol, and a second protocol stack associated with a second interconnect protocol. A second die comprising a second arbitration and multiplexing logic. A multilane link connects the first die to the second die. The second arbitration and multiplexing logic can send a request to the first arbitration and multiplexing logic to change a first virtual link state associated with the first protocol stack. The first arbitration and multiplexing logic can receive, from across the multilane link, the request from the first die indicating a request to change the first virtual link state; determine that the first interconnect protocol is ready to change a physical link state; and change the first virtual link state according to the received request while maintaining a second virtual link state.

Claims (70)

1. An apparatus comprising:

physical layer circuitry (PHY) to:

receive, from across a link, a physical layer packet indicating a request to change a state of a first virtual link state associated with a first interconnect protocol;

determine that the first interconnect protocol is ready to change a physical link state;

change the first virtual link state according to the physical layer packet; and

transmit a physical layer packet across the link to indicate the change in the first virtual link state.

2. The apparatus of claim 1 , the PHY to send across the link a physical layer packet indicating that the first protocol has changed the first virtual link state.

3. The apparatus of claim 1 , the PHY to:

maintain the first virtual link state associated with the first interconnect protocol; and

maintain a second virtual link state associated with a second interconnect protocol.

4. The apparatus of claim 3 , the PHY to:

receive, from across the link, a physical layer packet indicating a request to change a state of the second virtual link state;

determine that the second interconnect protocol is ready to change the second virtual link state; and

change the second virtual link state according to the physical layer packet while maintaining a third virtual link state.

5. The apparatus of claim 4 , the PHY to send across the link a physical layer packet indicating that the second protocol has changed the second virtual link state.

6. The apparatus of claim 5 , the arbitration logic to transmit across the link a physical layer packet indicating that the arbitration logic has changed the third virtual link state.

7. The apparatus of claim 1 , the PHY comprising arbitration logic, the PHY to:

maintain a second virtual link state associated with arbitration logic;

receive, from across the link, a physical layer packet indicating a request to change a state of the second virtual link state;

determine that the arbitration logic is ready to change the second virtual link state; and

change the second virtual link state according to the physical layer packet.

8. The apparatus of claim 1 , wherein the first interconnect protocol is based on a Peripheral Component Interconnect Express (PCIe) protocol.

9. The apparatus of claim 1 , wherein the link comprises a link based on a Rosetta Link interconnect.

10. A method performed by physical layer circuitry (PHY), the method comprising:

receiving an indication to change a first virtual link state for a multilane link, the first virtual link state associated with a first interconnect protocol;

determining that the first interconnect protocol is ready to change a physical link state associated with the first virtual link state;

changing the first virtual link state while maintaining a second virtual link state associated with a second interconnect protocol; and

sending a message across the multilane link to indicate the change to the first virtual link state.

11. The method of claim 10 , further comprising:

receiving an indication on a first physical layer packet to change the second virtual link state;

determining that the second interconnect protocol is ready to change a physical link state associated with the second virtual link state;

changing the second virtual link state; and

transmitting a second physical layer packet across the multilane link indicating a change to the second link state.

12. The method of claim 11 , further comprising:

receiving an indication on a third physical layer packet to change a third virtual link state, the third virtual link state associated with an arbitration logic;

determining that the arbitration logic is ready to change a physical link state associated with the third virtual link state;

changing the third virtual link state;

transmitting a physical layer packet across the multilane link indicating a change to the third link state; and

changing a physical link state associated with the multilane link.

13. The method of claim 12 , further comprising changing a physical link state of the multilane link based on changes to the first, second, and third virtual link states.

14. The method of claim 10 , wherein one of the first or second interconnect protocols comprises a protocol based on a Peripheral Component Interconnect Express (PCIe) protocol.

15. The method of claim 10 , wherein the multilane link comprises a link that connects two dies of a multichip device.

16. A system comprising:

a first die comprising:

first physical layer circuitry (PHY),

a first protocol stack associated with a first interconnect protocol, and

a second protocol stack associated with a second interconnect protocol;

a second die comprising a second PHY; and

a multilane link connecting the first die to the second die;

the second PHY to send to the first PHY a request to change a first virtual link state associated with the first protocol stack;

the first PHY to:

receive, from across the multilane link, the request from the second die to change the first virtual link state;

determine that the first interconnect protocol is ready to change a physical link state; and

change the first virtual link state according to the received request while maintaining a second virtual link state.

17. The system of claim 16 , the first PHY to transmit across the multilane link a physical layer packet to indicate a change in the first virtual link state.

18. The system of claim 17 , the second PHY to receive the physical layer packet that indicates the change in the first virtual link state, and to:

determine that a first virtual link state associated with a first protocol stack at the second die is ready to change a physical link state; and

change a first virtual link state for the first protocol stack at the second die.

19. The system of claim 16 , the first PHY to:

receive, from across the multilane link, a physical layer packet comprising a request to change a state of the second virtual link state;

determine that the second interconnect protocol is ready to change a physical link state; and

change the second virtual link state according to the physical layer packet while maintaining a third virtual link state.

20. The system of claim 19 , the first PHY to send across the multilane link a physical layer packet to indicate that the second virtual link state has changed.

21. The system of claim 16 , the first PHY comprising arbitration logic, the first PHY to:

receive, from across the multilane link, a physical layer packet comprising a request to change a state of a second virtual link state, the second virtual link state associated with the arbitration logic;

determine that the arbitration logic is ready to change a physical link state; and

change a third virtual link state according to the physical layer packet.

22. The system of claim 21 , the first PHY to transmit across the multilane link a physical layer packet indicating that the first PHY has changed the second virtual link state.

23. The system of claim 16 , wherein the first protocol stack comprises transaction layer and link layer protocols for a Peripheral Component Interconnect Express (PCIe)-based protocol; and

wherein the multilane link comprising a link based on an R-link interconnect protocol.

Continuity (2)
Continuation 16373472 · Apr 2, 2019
Related Publication 20200409899A1 · Dec 31, 2020