IP Library Granted Patent US 11,758,815
Granted Patent B2
US 11,758,815 · App. 17/022,150 · Granted Sep 12, 2023

Semiconductor module including piezoelectric layer and method for manufacturing the same

Inventor: Zhi-Biao Zhou (Singapore, SG)
Assignee: UNITED MICROELECTRONICS CORP.
H10N30/05H10N30/072H10N30/80
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,758,815
App. No.
17/022,150
Granted
Sep 12, 2023
Kind
B2
Abstract

A semiconductor module and a method for manufacturing the same are provided. The semiconductor module includes a substrate comprising a front side and at least one semiconductor device formed on the front side, a shielding structure formed on the at least one semiconductor device, and a piezoelectric layer formed on the shielding structure.

Claims (19)

1. A semiconductor module, comprising:

a substrate comprising a front side and at least one semiconductor element formed on the front side;

a shielding structure formed on the at least one semiconductor element and comprising a first shielding layer and a second shielding layer;

a piezoelectric layer formed on the shielding structure;

a buffer layer formed between the shielding structure and the piezoelectric layer;

a conductive structure embedded in the piezoelectric layer; and

a protecting layer formed on an upper surface of the piezoelectric layer, a sidewall of the piezoelectric layer, a sidewall of the buffer layer,

wherein the first shielding layer and the buffer layer are on opposite sides of the second shielding layer,

lower ends of the conductive structure are between a lower surface of the piezoelectric layer and the second shielding layer, a lower end of the protecting layer is in the second shielding layer, the shielding structure comprises a magnetic material.

2. The semiconductor module according to claim 1 , wherein the first shielding layer has a first density, the second shielding layer has a second density, the first density is greater than the second density.

3. The semiconductor module according to claim 1 , wherein the first shielding layer has a first density, the second shielding layer has a second density, the first density is less than the second density.

4. The semiconductor module according to claim 1 , wherein the shielding structure has a gradient density.

5. The semiconductor module according to claim 4 , wherein the gradient density decreases along a direction away from the piezoelectric layer.

6. The semiconductor module according to claim 4 , wherein the gradient density increases along a direction away from the piezoelectric layer.

7. The semiconductor module according to claim 1 , further comprising another buffer layer formed between the first shielding layer and the at least one semiconductor element.

8. The semiconductor module according to claim 1 , wherein the conductive structure comprises an interdigital transducer (IDT).

9. The semiconductor module according to claim 1 , wherein the at least one semiconductor element comprises a gallium nitride (GaN) based device and a radio frequency-silicon on Insulator (RF-SOI) device.

10. The semiconductor module according to claim 1 , wherein the at least one semiconductor element comprises a temperature detecting circuit.

11. The semiconductor module according to claim 1 , wherein the at least one semiconductor element comprises a front end module (FEM).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2020
From: ZHOU, ZHI-BIAO
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 053782/0165 →
Priority Claims (1)
CN 202010781779.0 · Aug 6, 2020 · national
Continuity (1)
Related Publication 20220045264A1 · Feb 10, 2022
Cited By (1)
US 12,489,484