IP Library Granted Patent US 10,943,934
Granted Patent B2
US 10,943,934 · App. 17/027,217 · Granted Mar 9, 2021

Multilevel semiconductor device and structure

Inventors: Zvi Or-Bach (San Jose, CA); Deepak C. Sekar (San Jose, CA); Paul Lim (Monte Sereno, CA)
Assignee: MONOLITHIC 3D INC.
H01L27/14603H01L25/042H01L27/1218H01L27/281H01L31/02327H01L31/03682H01L31/102
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,943,934
App. No.
17/027,217
Granted
Mar 9, 2021
Kind
B2
Abstract

A multi-level semiconductor device, the device including: a first level including integrated circuits; a second level including an optical waveguide, where the second level is disposed above the first level, where the first level includes crystalline silicon; and an oxide layer disposed between the first level and the second level, where the second level is bonded to the oxide layer, and where the bonded includes oxide to oxide bonds.

Claims (68)

1. A multi-level semiconductor device, the device comprising:

a first level comprising integrated circuits;

a second level comprising an optical waveguide,

wherein said second level is disposed above said first level,

wherein said first level comprises crystalline silicon; and

an oxide layer disposed between said first level and said second level,

wherein said second level is bonded to said oxide layer, and

wherein said bonded comprises oxide to oxide bonds.

2. The device according to claim 1 , further comprising:

a plurality of optical modulators.

3. The device according to claim 1 , further comprising:

a plurality of photo detectors.

4. The device according to claim 1 , further comprising:

a third level comprising a crystalline silicon layer,

wherein said crystalline silicon layer has a thickness less than 60 microns.

5. The device according to claim 1 ,

wherein said optical waveguide comprises a hollow-metal waveguide.

6. The device according to claim 1 ,

wherein said optical waveguide comprises a first material comprising a high index of refraction surrounded by a second material comprising a lower index of refraction.

7. The device according to claim 1 , further comprising:

a third level,

wherein said third level comprises a layer comprising electronic circuits comprising crystalline silicon.

8. A multi-level semiconductor device, the device comprising:

a first level comprising integrated circuits;

a second level comprising a plurality of optical modulators,

wherein said second level is disposed above said first level,

wherein said first level comprises crystalline silicon;

an oxide layer disposed between said first level and said second level,

wherein said second level is bonded to said oxide layer, and

wherein said bonded comprises oxide to oxide bonds; and

a plurality of optical waveguides.

9. The device according to claim 8 , further comprising:

a crystalline substrate, said crystalline substrate comprising a portion of said plurality of optical waveguides,

wherein said crystalline substrate is disposed underneath said first level.

10. The device according to claim 8 , further comprising:

a plurality of photo detectors.

11. The device according to claim 8 , further comprising:

a third level comprising a crystalline silicon layer,

wherein said crystalline silicon layer has a thickness less than 60 microns.

12. The device according to claim 8 ,

wherein said plurality of optical waveguides comprise a hollow-metal waveguide.

13. The device according to claim 8 ,

wherein said plurality of optical waveguides each comprise a first material comprising a high index of refraction surrounded by a second material comprising a lower index of refraction.

14. The device according to claim 8 , further comprising:

a third level,

wherein said third level comprises a layer comprising electronic circuits comprising crystalline silicon.

15. A multi-level semiconductor device, the device comprising:

a first level comprising integrated circuits;

a second level comprising a plurality of optical modulators,

wherein said second level is disposed above said first level,

wherein said first level comprises crystalline silicon; and

an oxide layer disposed between said first level and said second level,

wherein said second level is bonded to said oxide layer, and

wherein said bonded comprises oxide to oxide bonds.

16. The device according to claim 15 , further comprising:

a third level,

wherein said third level comprises a layer comprising electronic circuits comprising crystalline silicon.

17. The device according to claim 15 , further comprising:

a plurality of photo detectors.

18. The device according to claim 15 , further comprising:

a third level comprising electronic circuits comprising a crystalline silicon layer,

wherein said crystalline silicon layer has a thickness less than 60 microns.

19. The device according to claim 15 , further comprising:

a plurality of optical waveguides,

wherein said plurality of optical waveguides each comprise a hollow-metal waveguide.

20. The device according to claim 15 , further comprising:

a plurality of optical waveguides,

wherein said plurality of optical waveguides each comprise a first material comprising a high index of refraction surrounded by a second material comprising a lower index of refraction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2020
From: OR-BACH, ZVI; SEKAR, DEEPAK; LIM, PAUL
To: MONOLITHIC 3D INC.
Reel/Frame 053835/0070 →
Continuity (6)
Continuation In Part 16860027 · Apr 27, 2020
Continuation In Part 15920499 · Mar 14, 2018
Continuation In Part 14936657 · Nov 9, 2015
Continuation In Part 13274161 · Oct 14, 2011
Continuation In Part 12904103 · Oct 13, 2010
Related Publication 20210005762A1 · Jan 7, 2021
Cited By (1)
US 12,635,583