IP Library Granted Patent US 11,003,273
Granted Patent B2
US 11,003,273 · App. 17/065,945 · Granted May 11, 2021

Display device with sensor

Inventors: Hiroyuki Abe (Minato-ku, JP); Yoshinori Aoki (Minato-ku, JP); Kazune Matsumura (Minato-ku, JP); Masateru Morimoto (Minato-ku, JP)
Assignee: Japan Display Inc.
G06F3/0412G06F3/044G06F3/0416G06F3/0443G06F3/0446G02F1/13338G02F1/134309G02F2201/56G09G3/3648G09G2300/0413G09G2300/0426G09G2310/0232G09G2310/0281
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,003,273
App. No.
17/065,945
Granted
May 11, 2021
Kind
B2
Abstract

According to an aspect, a display device with a sensor includes: a substrate including a display region and a peripheral region on a periphery of the display region; detection electrodes arranged in a row-column configuration in the display region; and detection lines coupled to the respective detection electrodes. A shape of the substrate in a plan view includes a curve of a curved portion. The detection electrodes include a first electrode and a second electrode having a shape different from that of the first electrode in a plan view. The second electrode is juxtaposed with the curved portion. The detection lines each include a first line coupled to the first electrode and a second line coupled to the second electrode. The second line passes from the display region across the peripheral region and extends to a position overlapping with the second electrode in a plan view.

Claims (54)

1. A display device with a sensor comprising:

a substrate including a display region and a peripheral region on a periphery of the display region;

a plurality of pixel transistors arranged in the display region;

a first dummy pixel transistor arranged in the peripheral region;

a gate line coupling a gate of one of the pixel transistors and a gate of the first dummy pixel transistor;

a signal line coupling a source of one of the pixel transistors and a source of the first dummy pixel transistor;

a planarization film covering the gate line, the signal line, the pixel transistors, and the first dummy pixel transistor;

a metal line coupling overlaps the signal line and located on the planarization film;

a first insulating film covering the metal line;

a plurality of detection electrodes arranged in a row-column configuration on the first insulating film; and

a plurality of pixel electrodes coupled to the respective pixel transistors,

wherein

the metal line couples one of the detection electrodes via a first contact hole formed in the first insulating film,

a shape of the substrate in a plan view includes a curve of a notch portion,

the first dummy pixel transistor located along the notch portion,

the detection electrodes include a first electrode and a second electrode having a different shape from a shape of the first electrode in a plan view,

the second electrode is juxtaposed with the curve of the notch portion, and

the first dummy pixel transistor overlaps the second electrode.

2. The display device with a sensor according to claim 1 , wherein

the signal line couples to the source of the first dummy pixel transistor via a second contact hole formed in the planarization film,

the second contact hole overlaps the second electrode,

and

a drain of the first dummy pixel transistor is not coupled to any of the pixel electrodes.

3. The display device with a sensor according to claim 2 , wherein

the first contact hole overlaps the second electrode, and

the metal line is connected to the second electrode in the peripheral region.

4. The display device with a sensor according to claim 3 , wherein

the first contact hole overlaps the second contact hole.

5. A display device with a sensor comprising:

a substrate including a long side, a short side, a corner connecting the long side and the short side, a display region, and a peripheral region on a periphery of the display region;

a plurality of pixel transistors arranged in the display region;

a first dummy pixel transistor arranged in the peripheral region;

a gate line coupling a gate of one of the pixel transistors and a gate of the first dummy pixel transistor;

a signal line coupling a source of one of the pixel transistors and a source of the first dummy pixel transistor;

a planarization film covering the gate line, the signal line, the pixel transistors, and the first dummy pixel transistor;

a metal line coupling overlaps the signal line and located on the planarization film;

a first insulating film covering the metal line;

a plurality of detection electrodes arranged in a row-column configuration on the first insulating film; and

a plurality of pixel electrodes coupled to the respective pixel transistors,

wherein

the metal line couples one of the detection electrodes via a first contact hole formed in the first insulating film,

the first dummy pixel transistor located along the corner,

the detection electrodes include a first electrode and a second electrode having a different shape from a shape of the first electrode in a plan view,

the second electrode is juxtaposed with the corner, and

the first dummy pixel transistor overlaps the second electrode.

6. The display device with a sensor according to claim 5 , wherein

the signal line couples to the source of the first dummy pixel transistor via a second contact hole formed in the planarization film,

the second contact hole overlaps the second electrode, and

a drain of the first dummy pixel transistor is not coupled to any of the pixel electrodes.

7. The display device with a sensor according to claim 6 , wherein

the first contact hole overlaps the second electrode,

and

the metal line is connected to the second electrode in the peripheral region.

8. The display device with a sensor according to claim 7 , wherein the first contact hole overlaps the second contact hole.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
Priority Claims (1)
JP JP2018-035887 · Feb 28, 2018 · national
Continuity (2)
Continuation 16281217 · Feb 21, 2019
Related Publication 20210026481A1 · Jan 28, 2021