IP Library Granted Patent US 11,569,382
Granted Patent B2
US 11,569,382 · App. 17/076,813 · Granted Jan 31, 2023

Semiconductor device and method of fabricating the same

Inventor: Georgios Vellianitis (Heverlee, BE)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L29/78391H01L29/2003H01L29/516H01L29/6684
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,569,382
App. No.
17/076,813
Granted
Jan 31, 2023
Kind
B2
Abstract

A transistor device and the manufacturing methods are described. The device includes a gate structure having a gate layer and a ferroelectric layer, source and drain terminals, and a crystalline channel portion. The source and drain terminals are disposed at opposite sides of the gate structure. The crystalline channel portion extends between the source and drain terminals. The source and drain terminals are disposed on the crystalline channel portion and the gate structure is disposed on the crystalline channel portion. The crystalline channel portion includes a first material containing a Group III element and a Group V element, the gate layer includes a second material containing a Group III element and a rare-earth element, and the ferroelectric layer includes a third material containing a Group III element, a rare-earth element and a Group V element.

Claims (23)

1. A transistor device, comprising:

a gate structure having a metallic gate layer and a ferroelectric layer disposed below the metallic gate layer;

source and drain terminals, disposed at opposite sides of the gate structure; and

a crystalline channel portion, extending between the source and drain terminals, wherein the source and drain terminals are disposed on and in direct contact with the crystalline channel portion, and the gate structure is disposed on the crystalline channel portion;

wherein the crystalline channel portion includes a first material, the metallic gate layer includes a second material, and the ferroelectric layer includes a third material, the second material is aluminum scandium (AlSc), the third material is aluminum scandium nitride (AlScN) with a first scandium (Sc) content, and the first material is crystalline aluminum nitride or aluminum scandium nitride (AlScN) with a second Sc content, and the first Sc content is higher than the second Sc content.

2. The transistor device according to claim 1 , wherein the first material is crystalline aluminum nitride (AlN).

3. The transistor device according to claim 2 , wherein the first Sc content ranges from about 22% to about 50%.

4. The transistor device according to claim 1 , further comprising a crystalline layer disposed beneath the crystalline channel portion and located on one side of the crystalline channel portion opposite to the other side at which the gate structure and the source and drain terminals are disposed, wherein the crystalline layer includes a fourth material different from the first material.

5. The transistor device according to claim 4 , wherein the first material is aluminum scandium nitride (AlScN) with the second Sc content, and the fourth material is crystalline aluminum nitride (AlN).

6. The transistor device according to claim 5 , wherein the second Sc content is larger than zero and smaller than 22%, and the first Sc content ranges from about 22% to about 50%.

7. The transistor device according to claim 1 , wherein the source and drain terminals include a metallic material, and the metallic material includes at least one selected from tungsten (W), ruthenium (Ru), molybdenum (Mo), tantalum (Ta), titanium (Ti), an alloy thereof, a nitride thereof and a combination thereof.

8. A transistor device, comprising:

a metallic gate layer, wherein the metallic gate layer contains scandium (Sc) and aluminum;

a crystalline channel layer located beneath the metallic gate layer, wherein the crystalline channel layer includes an aluminum scandium nitride layer having a scandium (Sc) content less than about 22%;

a ferroelectric layer disposed between the metallic gate layer and the crystalline channel layer, wherein the ferroelectric layer is in contact with the crystalline channel layer and contains scandium; and

a source and a drain disposed on and in contact with the crystalline channel layer.

9. The transistor device according to claim 8 , wherein the ferroelectric layer includes aluminum, scandium and nitrogen.

10. The transistor device according to claim 9 , wherein the ferroelectric layer includes an aluminum scandium nitride layer having a Sc content ranging from about 22% to about 50%.

11. The transistor device according to claim 10 , wherein the Sc content of the aluminum scandium nitride layer of the crystalline channel layer is gradually increased with a slope.

12. The transistor device according to claim 9 , further comprising a base material located beneath the crystalline channel layer, and the base material includes aluminum nitride.

13. The transistor device according to claim 8 , further comprising isolation structures located at opposite sides of the crystalline channel layer, wherein a top surface of the crystalline channel layer is levelled with top surfaces of the isolation structures.

14. The transistor device according to claim 8 , wherein the source and the drain are respectively located at two opposite sides of the metallic gate layer and the ferroelectric layer.

15. The transistor device according to claim 8 , further comprising a base material located beneath the crystalline channel layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2020
From: VELLIANITIS, GEORGIOS
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 054158/0964 →
Continuity (2)
Provisional Application 63038922 · Jun 15, 2020
Related Publication 20210391471A1 · Dec 16, 2021