IP Library › Granted Patent US 11,579,784
Granted Patent B2
US 11,579,784 · App. 17/090,630 · Granted Feb 14, 2023

Refresh counters in a memory system

Inventors: Scott E. Schaefer (Boise, ID); Aaron P. Boehm (Boise, ID)
Assignee: Micron Technology, Inc.
G06F3/0632G06F3/0604G06F3/0655G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,579,784
App. No.
17/090,630
Granted
Feb 14, 2023
Kind
B2
Abstract

Methods, systems, and devices for refresh counters in a memory system are described. In some examples, a memory device may include two or more counters configured to increment a respective count based on refresh operations performed on a memory array. A comparison may be made between two or more of the respective counts, which may include determining a difference between the respective counts or a difference in rate of incrementing. A memory device may transmit an indication to a host device based on determining a difference between counters, and the memory device, the host device, or both, may perform various operations or enter various operational modes based on the determined difference.

Claims (58)

1. A method, comprising:

determining, at a first counter, a first count based at least in part on refresh operations performed on a memory array of a memory device;

determining, at a second counter, a second count based at least in part on the same refresh operations performed on the same memory array of the same memory device;

comparing, at the memory device, the first count to the second count;

determining, based at least in part on the comparing, that the first count based at least in part on the refresh operations and the second count based at least in part on the same refresh operations are different;

transmitting an indication to a host device based at least in part on determining that the first count and the second count are different; and

modifying an operational state of the memory device based at least in part on determining that the first count and the second count are different.

2. The method of claim 1 , wherein the indication is configured to indicate to the host device that the memory device has modified the operational state to a safe state.

3. The method of claim 1 , further comprising:

determining that a difference between the first count and the second count satisfies a threshold, wherein transmitting the indication to the host device is based at least in part on determining that the difference between the first count and the second count satisfies the threshold.

4. The method of claim 1 , wherein comparing the first count to the second count comprises:

comparing the first count to the second count according to a periodic duration.

5. The method of claim 1 , further comprising:

receiving a signal from the host device, wherein comparing the first count to the second count is initiated based at least in part on receiving the signal from the host device.

6. The method of claim 1 , further comprising:

setting a field of a mode register to a value based at least in part on determining that the first count and the second count are different, wherein transmitting the indication comprises:

transmitting the indication that is based at least in part on the value of the field of the mode register to the host device.

7. The method of claim 1 , wherein transmitting the indication comprises:

transmitting the indication to the host device in a data burst.

8. The method of claim 1 , wherein transmitting the indication comprises:

transmitting the indication to the host device in a sideband transmission.

9. The method of claim 1 , further comprising:

performing the refresh operations at the memory device on volatile memory cells of the memory array.

10. An apparatus, comprising:

a memory array;

a first counter configured to increment a first count based at least in part on refresh operations performed on the memory array;

a second counter configured to increment a second count based at least in part on the same refresh operations performed on the memory array;

a comparator configured to determine a difference between the first count and the second count;

a transmitter configured to transmit an indication based at least in part on the difference between the first count and the second count; and

a state controller configured to modify an operational state of the apparatus based at least in part on the difference between the first count and the second count.

11. The apparatus of claim 10 , wherein the indication transmitted by the transmitter is configured to indicate that the state controller has entered a safe state.

12. The apparatus of claim 10 , wherein:

the comparator is configured to determine that the difference between the first count and the second count satisfies a threshold; and

the transmitter is configured to transmit the indication based at least in part on the difference between the first count and the second count satisfying the threshold.

13. The apparatus of claim 10 , wherein the comparator is configured to:

initiate determining the difference between the first count and the second count according to periodic duration.

14. The apparatus of claim 10 , further comprising:

a receiver configured to receive a signal from a host device, wherein the comparator is configured to determine the difference between the first count and the second count based at least in part on receiving the signal from the host device.

15. The apparatus of claim 10 , wherein the indication transmitted by the transmitter comprises a row decoding status of the apparatus.

16. The apparatus of claim 10 , further comprising:

a mode register configured for storing operational indicators of the apparatus, wherein the mode register is configured for setting a value of a field based at least in part on determining the difference between the first count and the second count and to transmit the indication, and wherein the transmitter is configured for transmitting an indication of the value of the field.

17. The apparatus of claim 10 , wherein the transmitter is configured to transmit the indication in a data burst.

18. The apparatus of claim 10 , wherein the transmitter is configured to transmit the indication via one or more signal paths dedicated to status signaling between the apparatus and a host device.

19. The apparatus of claim 10 , wherein the memory array comprises a plurality of volatile memory cells.

20. A method, comprising:

transmitting, to a memory device, commands for performing refresh operations on a memory array of the memory device;

receiving, at a host device, an indication from the memory device that a first count of the refresh operations of a first refresh counter of the memory device and a second count of the same refresh operations of a second refresh counter of the memory device are different;

determining, at the host device, an operating state of the memory device based at least in part on receiving the indication; and

modifying an operating state of the host device based at least in part on determining the operating state of the memory device.

21. The method of claim 20 , further comprising:

determining to access a second memory device based at least in part on determining the operating state of the memory device; and

performing access operations on the second memory device based at least in part on determining to access the second memory device.

22. The method of claim 20 , further comprising:

determining that a duration associated with the operating state of the memory device satisfies a threshold;

determining an error state of the memory device based at least in part on determining that the duration associated with the operating state of the memory device satisfies the threshold; and

transmitting an error indication based at least in part on the error state of the memory device.

23. The method of claim 20 , further comprising:

transmitting a second indication to the memory device, wherein receiving the indication from the memory device is based at least in part on transmitting the second indication.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2020
From: SCHAEFER, SCOTT E.; BOEHM, AARON P.
To: MICRON TECHNOLOGY, INC
Reel/Frame 054592/0620 →
Continuity (2)
Provisional Application 62941630 · Nov 27, 2019
Related Publication 20210157494A1 · May 27, 2021