IP Library Granted Patent US 11,728,577
Granted Patent B2
US 11,728,577 · App. 17/092,618 · Granted Aug 15, 2023

Multi-layered antenna having dual-band patch

Inventor: Dedi David Haziza (Kiryat Motzkin, IL)
Assignees: WAFER LLC; SDEROTECH, INC.
H01Q21/065H01Q1/38H01Q5/342H01Q5/392
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,728,577
App. No.
17/092,618
Granted
Aug 15, 2023
Kind
B2
Abstract

An array antenna is provided with a plurality of radiating patches, wherein each of the patches, operates in one frequency band along one direction and in a different frequency band along a second direction orthogonal to the first direction. The signals from each radiating patch are coupled to two delay lines, which traverse over a variable dielectric constant plate. A voltage potential is controllably applied to each delay line to change the dielectric constant of the VDC plate in the vicinity of that delay line, thereby introducing delay in signal travel. In order to isolate the voltage potential from the two orthogonal delay lines applied to each radiating patch, at least one of the delay lines is connected to a coupling patch, which capacitively couples the RF energy to the radiating patch.

Claims (47)

1. An antenna comprising:

an insulating substrate;

a radiating patch provided over a top surface of the insulating substrate;

a first via formed in the insulating substrate, the first via being filled with conductive material contacting the radiating patch;

a capacitive patch provided over the top surface of the insulating substrate at a distance d from the radiating patch thereby forming a capacitor with the radiating patch;

a second via formed in the insulating substrate, the second via being filled with conductive material electrically contacting the capacitive patch;

a first delay line connected to the first via;

a second delay line connected to the second via;

a variable dielectric constant (VDC) plate;

a ground plane provided over a surface of the VDC plate; and

an inductive-capacitive circuit coupled to the radiating patch, wherein the inductive-capacitive circuit comprises an electrically floating patch provided over the top surface of the insulating substrate.

2. The antenna of claim 1 , wherein a length of the radiating patch in one direction is longer than in a perpendicular direction.

3. The antenna of claim 1 , further comprising at least one additional radiating patch provided over the top surface of the insulating substrate.

4. The antenna of claim 1 , wherein the radiating patch has cut corners at a side facing the floating patch.

5. The antenna of claim 4 , wherein the electrically floating patch is positioned opposite the capacitive patch at a distance d2 from the radiating patch.

6. The antenna of claim 5 , wherein the distance d2 is different from distance d.

7. The antenna of claim 1 , further comprising a parasitic patch provided over the radiating patch.

8. The antenna of claim 7 , wherein the parasitic patch is larger than the radiating patch.

9. The antenna of claim 1 , further comprising a first feed line having terminus end aligned below the first delay line and a second feed line having terminus end aligned below the second feed line, and wherein the ground plane comprises a first window aligned with the terminus end of the first feed line and a second window aligned with the terminus end of the second feed line.

10. An array antenna comprising:

an insulating substrate;

a plurality of radiating patches provided over a top surface of the insulating substrate;

a plurality of first vias formed in the insulating substrate, each of the first vias being filled with conductive material and contacting a respective one of the radiating patches;

a plurality of coupling patches provided over the top surface of the insulating substrate, each positioned at a distance d from a respective one of the radiating patches, thereby forming a capacitor with the respective one of the radiating patch;

a plurality of second vias formed in the insulating substrate, each of the second vias being filled with conductive material and electrically contacting a respective one of the coupling patches;

a plurality of first delay lines, each connected to a respective one of the first vias;

a plurality of first control lines, each connected to a voltage source and to a respective one of the first delay lines;

a plurality of second delay lines, each connected to a respective one of the second vias;

a plurality of second control lines, each connected to the voltage source and to a respective one of the second delay lines;

a plurality of inductive-capacitive (LC) arrangements, each coupled to one of the plurality of radiating patches, wherein each of the plurality of inductive-capacitive arrangements comprises a proximity patch provided over the top surface of the insulating substrate and positioned at a distance d2 from a respective one of the radiating patches;

a variable dielectric constant (VDC) plate provided below the insulating substrate; and

a ground plane.

11. The array antenna of claim 10 , further comprising:

a plurality of first RF feed lines, each coupling RF energy to a respective one of the plurality of first delay lines; and

a plurality of second RF feed lines, each coupling RF energy to a respective one of the plurality of second delay lines.

12. The array antenna of claim 10 , wherein the proximity patch is shorter than a side of the corresponding radiating patch.

13. The array antenna of claim 12 , wherein the proximity patch is insulated from any other conductive part of the array antenna.

14. The array antenna of claim 10 , further comprising a second VDC plate, and wherein the ground plane is sandwiched between the VDC plate and the second VDC plate.

15. The array antenna of claim 11 , wherein the ground plane comprises a plurality of windows, each aligned to a terminus end of one of the plurality of first delay lines.

16. The array antenna of claim 10 , further comprising a plurality of parasitic patches, each provided over a corresponding one of the plurality of radiating patch, and wherein each of the parasitic patches has the same shape but is of larger dimension than the corresponding radiating patch.

17. The array antenna of claim 16 , wherein a length of each of the radiating patches in one direction is longer than in a perpendicular direction.

18. The array antenna of claim 17 , wherein each of the radiating patches has a pseudo-rectangular shape.

19. The array antenna of claim 10 , wherein each of the proximity patches is electrically DC isolated from the voltage source.

20. The array antenna of claim 10 , further comprising:

a plurality of first feed lines, each having terminus end aligned below one of the plurality of first delay lines;

a plurality of second feed lines, each having terminus end aligned below one of the plurality of second feed line; and

wherein the ground plane comprises a plurality of first windows, each aligned with the terminus end of one of the first feed lines and a plurality of second windows, each aligned with the terminus end of one of the second feed lines.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2020
From: HAZIZA, DEDI DAVID
To: WAFER LLC; SDEROTECH, INC.
Reel/Frame 054642/0953 →
Continuity (2)
Provisional Application 62936283 · Nov 15, 2019
Related Publication 20210151900A1 · May 20, 2021