IP Library › Granted Patent US 11,456,039
Granted Patent B2
US 11,456,039 · App. 17/102,876 · Granted Sep 27, 2022

Resumption of program or erase operations in memory

Inventors: Eric N. Lee (San Jose, CA); Dheeraj Srinivasan (San Jose, CA)
Assignee: Micron Technology, Inc.
G11C16/3436G11C7/1057G11C7/1084G11C16/10G11C16/26
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,456,039
App. No.
17/102,876
Granted
Sep 27, 2022
Kind
B2
Abstract

A system includes a memory component and a processing device, operatively coupled with the memory component, to send a read command to the memory component while a program or erase operation being executed by the memory component is suspended. The processing device, operatively coupled with the memory component, can then send an auto resume command to the memory component to automatically resume execution of the program or erase operation after the read command is executed.

Claims (31)

1. A system, comprising:

a memory component;

a processing device, operatively coupled with the memory component, to:

send a read command to the memory component while a program or erase operation being executed by the memory component is suspended; and

send an auto resume command to the memory component to automatically resume execution of the program or erase operation after the read command is executed.

2. The system of claim 1 , wherein the auto resume command is sent to the memory component before the read command is sent to the memory component.

3. The system of claim 1 , wherein the auto resume command is sent to the memory component after the read command is sent to the memory component.

4. The system of claim 3 , wherein the auto resume command sent after the read command is sent any time during the execution of the read command.

5. The system of claim 3 , wherein the read command is executed for a longer period in the memory component when the auto resume command is sent to the memory component after the read command is sent to the memory component compared to the auto resume command being sent to the memory component before the read command is sent to the memory component.

6. The system of claim 1 , wherein data read from the memory component during execution of the read command is transferred to the processing device while the program or erase operation has resumed being executed.

7. The system of claim 1 , wherein the memory component is configured to resume execution of the program or erase operation only after executing the read command upon receiving the auto resume command.

8. A method, comprising:

receiving, by a memory component, a read command while a program or erase operation being executed by the memory component is suspended;

confirming, by the memory component, a resume continuation command has been received;

receiving, by the memory component, the resume continuation command subsequent to confirming the resume continuation command has been received; and

resuming, by the memory component, execution of the program or erase operation responsive to confirming the resume continuation command has been received and a checkpoint for resuming the program or erase operation being met.

9. The method of claim 8 , further comprising pausing, by the memory component, execution of the program or erase operation responsive to the resume continuation command being received subsequent to confirming receipt of the resume continuation command and the checkpoint for resuming the program or erase operation have not been met.

10. The method of claim 9 , further comprising resuming the paused execution of the program or erase operation responsive to receiving the resume continuation command.

11. The method of claim 8 , further comprising confirming the resume continuation command has been received responsive to page buffer resources of the memory component being used.

12. The method of claim 11 , further comprising corresponding the checkpoint for resuming the program or erase operation to an amount of page buffer resources of the memory component being used.

13. A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to:

send a read command to a memory component while a program or erase operation being executed by the memory component is suspended;

send an auto resume command to the memory component to automatically resume execution of the program or erase operation after the read command is executed;

confirm execution of the read command by the memory component;

send a resume continuation command to the memory component after the read command has been executed by the memory component; and

confirm resumption of the execution of the program or erase operation by the memory component responsive to sending the resume continuation command and a checkpoint for resuming the program or erase operation being met.

14. The non-transitory computer-readable storage medium of claim 13 , wherein the instructions, when executed, cause the processor to confirm temporary resumption of the execution of the program or erase operation by the memory component after execution of the read command, prior to sending the resume continuation command.

15. The non-transitory computer-readable storage medium of claim 14 , wherein the instructions, when executed, cause the processor to receive data from the executed read command while the execution of the program or erase operation is temporarily resumed.

16. The non-transitory computer-readable storage medium of claim 13 , wherein the execution of the program or erase operation is not resumed without the auto resume command being sent to the memory component.

17. The non-transitory computer-readable storage medium of claim 13 , wherein the execution of the read command and the execution of the program or erase operation occur consecutively.

18. The non-transitory computer-readable storage medium of claim 17 , wherein the execution of the read command and the execution of the program or erase operation occurring parallel increases bandwidth efficiency of the memory component.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2021
From: LEE, ERIC N.; SRINIVASAN, DHEERAJ
To: MICRON TECHNOLOGY, INC.
Reel/Frame 057202/0120 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2020
From: LEE, ERIC N.; SRINIVASAN, DHEERAJ
To: MICRON TECHNOLOGY, INC.
Reel/Frame 054457/0221 →
Continuity (1)
Related Publication 20220165340A1 · May 26, 2022