IP Library Granted Patent US 12,444,664
Granted Patent B2
US 12,444,664 · App. 17/132,391 · Granted Oct 14, 2025

Loading frame for high I/O count packaged semiconductor chip

Inventors: Jeffory L. Smalley (Olympia, WA); Mohanraj Prabhugoud (Hillsboro, OR); Steven A. Klein (Chandler, AZ); Mengqi Liu (Hillsboro, OR)
Assignee: SK Hynix NAND Product Solutions Corp.
H01L23/4006H01L23/49544H01L23/49551H01L23/49568H01L2023/405
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,444,664
App. No.
17/132,391
Granted
Oct 14, 2025
Kind
B2
Abstract

An apparatus is described. The apparatus includes a loading frame for mounting a packaged semiconductor chip and a heat sink for the packaged semiconductor chip to a socket. The loading frame is comprised of metal. The loading frame has at least one frame leg where the metal is folded to re-enforce a strength of the frame leg.

Claims (34)

1. An apparatus, comprising:

a packaged semiconductor chip;

a socket;

a heat sink for the packaged semiconductor chip; and

a loading frame for mounting the packaged semiconductor chip and the heat sink to the socket, wherein the loading frame comprises a loading frame base coupled to at least one frame leg, and wherein the at least one frame leg comprises metal folded inward on an edge of the at least one frame leg to form a C shaped cross section.

2. The apparatus of claim 1 wherein the at least one frame leg is mounted to the loading frame base.

3. The apparatus of claim 1 wherein the at least one frame leg comprises multiple studs dispersed along a run length of the at least one frame leg.

4. The apparatus of claim 3 wherein at least one of the multiple studs is coupled to a lateral torsion spring having a section that is clamped in the folded metal.

5. The apparatus of claim 1 wherein two of the loading frame's frame legs are folded inward on an edge of the respective frame leg.

6. The apparatus of claim 1 wherein the packaged semiconductor chip has at least 6,000 electronic connections for connecting to the socket.

7. The apparatus of claim 6 wherein a backing plate that is to secure the loading frame to a printed circuit board is less than 3 mm thick.

8. An apparatus, comprising:

an electronic system, the electronic system comprising i) through iv) below:

i) a printed circuit board, the printed circuit board comprising a socket;

ii) a packaged semiconductor chip plugged into the socket;

iii) a heat sink on the packaged semiconductor chip; and,

iv) a loading frame coupled between the heat sink and the printed circuit board, wherein the loading frame comprises a loading frame base coupled to at least one frame leg, and wherein the at least one frame leg comprises metal folded inward on an edge of the at least one frame leg to form a C shaped cross section.

9. The apparatus of claim 8 wherein the at least one frame leg is mounted to the loading frame base.

10. The apparatus of claim 8 wherein the at least one frame leg comprises multiple studs dispersed along a run length of the at least one frame leg.

11. The apparatus of claim 8 wherein the at least one frame leg comprises a stud that is coupled to a lateral torsion spring having a section that is clamped in the folded metal.

12. The apparatus of claim 8 wherein two of the loading frame's frame legs are folded inward on an edge of the respective frame leg.

13. The apparatus of claim 8 wherein there are at least 6,000 electronic connections between the packaged semiconductor chip and the socket.

14. The apparatus of claim 13 wherein the printed circuit board is fixed between the loading frame and a backing plate, and wherein the backing plate is less than 3 mm thick.

15. An apparatus, comprising:

a data center, the data center comprising multiple racks, the multiple racks having multiple electronic systems that are communicatively coupled by way of at least one optical channel, wherein, an electronic system of the multiple electronic systems comprises i) through iv) below:

i) a printed circuit board, the printed circuit board comprising a socket;

ii) a packaged semiconductor chip plugged into the socket;

iii) a heat sink on the packaged semiconductor chip; and,

iv) a loading frame coupled between the heat sink and the printed circuit board, wherein the loading frame comprises a loading frame base coupled to at least one frame leg, and wherein the at least one frame leg comprises metal folded inward on an edge of the at least one frame leg to form a C shaped cross section.

16. The apparatus of claim 15 wherein the at least one frame leg is mounted to the loading frame base.

17. The apparatus of claim 15 wherein the at least one frame leg comprises multiple studs dispersed along a run length of the at least one frame leg.

18. The apparatus of claim 15 wherein the at least one frame leg comprises a stud that is coupled to a lateral torsion spring having a section that is clamped in the folded metal.

19. The apparatus of claim 15 wherein there are at least 6,000 electronic connections between the packaged semiconductor chip and the socket.

20. The apparatus of claim 19 wherein the printed circuit board is fixed between the loading frame and a backing plate, and wherein the backing plate is less than 3 mm thick.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072549/0289 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2020
From: SMALLEY, JEFFORY L.; PRABHUGOUD, MOHANRAJ; KLEIN, STEVEN A.; LIU, MENGQI
To: INTEL CORPORATION
Reel/Frame 054739/0382 →
Continuity (1)
Related Publication 20210183737A1 · Jun 17, 2021
References Cited (27)
US 6809929B2 · Liu · 2004 [cited by examiner]
US 9681556B2 · Llapitan et al. · 2017 [cited by applicant]
US 10455685B1 · Klein et al. · 2019 [cited by applicant]
US 20040066627A1 · Liu · 2004 [cited by examiner]
US 20050068740A1 · Ulen · 2005 [cited by examiner]
US 20130342989A1 · Singleton · 2013 [cited by applicant]
US 20140071647A1 · Bridges · 2014 [cited by examiner]
US 20140092573A1 · Llapitan · 2014 [cited by examiner]
US 20160183375A1 · Krithivasan et al. · 2016 [cited by applicant]
US 20180252483A1 · Geng et al. · 2018 [cited by applicant]
US 20190302857A1 · Buddrius et al. · 2019 [cited by applicant]
US 20190304869A1 · Larson · 2019 [cited by examiner]
US 20190306985A1 · Ferguson · 2019 [cited by examiner]
US 20200053438A1 · Munoz · 2020 [cited by examiner]
US 20200328135A1 · Harvey Terhune, IV · 2020 [cited by examiner]
US 20200335432A1 · Murtagian et al. · 2020 [cited by applicant]
US 20200411410A1 · Klein · 2020 [cited by examiner]
US 20210183737A1 · Smalley · 2021 [cited by examiner]
US 20210307153A1 · Mohammad · 2021 [cited by examiner]
US 20220102887A1 · Cheng · 2022 [cited by examiner]
US 20230197622A1 · Meyyappan · 2023 [cited by examiner]
CN 111124069A · 2020 [cited by examiner]
TW 201316155A · 2013 [cited by applicant]
CN-111124069-A English Translation (Year: 2020). [cited by examiner]
U.S. Appl. No. 16/828,447, filed Mar. 24, 2020, “Socket Load Regulation Utilizing CPU Carriers With Shim Components”, 38 pages. [cited by applicant]
Geng, Phil, “Structural Design of Land Grid Array Loading Mechanisms for Intel Central Processor Unit Stack Retention”, Journal of Electronic Packaging, Mar. 2019, 8 pages, vol. 141 / 010801-1-010801-8, ASME, published … [cited by applicant]
Taiwanese and English Translation of Taiwan IPO Search Report for Patent Application No. 110134954, , Mailed Feb. 12, 2025, 2 pages. [cited by applicant]