IP Library › Granted Patent US 11,646,343
Granted Patent B2
US 11,646,343 · App. 17/136,075 · Granted May 9, 2023

Capacitor structure and method for manufacturing the same

Inventors: Teng-Chuan Hu (Tainan, TW); Chu-Fu Lin (Kaohsiung, TW); Chun-Hung Chen (Tainan, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L28/91
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,646,343
App. No.
17/136,075
Granted
May 9, 2023
Kind
B2
Abstract

A capacitor structure comprises a substrate having a first side and a second side opposite to the first side; a plurality of first trenches formed on the first side of the substrate; a plurality of second trenches formed on the second side of the substrate; a first capacitor extending along the first side and into the first trenches; and a second capacitor extending along the second side and into the second trenches.

Claims (22)

1. A capacitor structure, comprising:

a substrate having a first side and a second side opposite to the first side;

a plurality of first trenches formed on the first side of the substrate;

a plurality of second trenches formed on the second side of the substrate;

a first capacitor extending along the first side and into the first trenches;

a second capacitor extending along the second side and into the second trenches; and

a first via and a second via penetrating through the substrate, respectively;

wherein the first capacitor and the second capacitor are electrically connected to each other through the first via and the second via;

wherein the substrate has an upper surface corresponding to the first side of the substrate,

wherein the first trenches are disposed along a first direction and a second direction on the first side of the substrate, the first direction and the second direction are intersected with each other and parallel to the upper surface of the substrate,

wherein the first trenches penetrate the substrate along a third direction intersected with the first direction and the second direction, and the second trenches penetrate the substrate along the third direction,

wherein the first capacitor comprises a first conductive layer, a first dielectric layer, a second conductive layer, a second dielectric layer and a third conductive layer sequentially stacked on the first side of the substrate, the second capacitor comprises a first conductive layer, a first dielectric layer, a second conductive layer, a second dielectric layer and a third conductive layer sequentially stacked on the second side of the substrate,

wherein the first conductive layer of the first capacitor, the first conductive layer of the second capacitor, the third conductive layer of the first capacitor and the third conductive layer of the second capacitor are electrically connected to the first via; the second conductive layer of the first capacitor and the second conductive layer of the second capacitor are electrically connected to the second via.

2. The capacitor structure according to claim 1 , wherein the first trenches and the second trenches are overlapped in the first direction.

3. The capacitor structure according to claim 2 , wherein the first trenches and the second trenches are separated in the third direction.

4. The capacitor structure according to claim 2 , wherein the first trenches are disposed in a first region on the first side of the substrate, the second trenches are disposed in a second region on the second side of the substrate, and the first region and the second region are overlapped in the third direction.

5. The capacitor structure according to claim 2 , wherein the first trenches are disposed in a first region on the first side of the substrate, the second trenches are disposed in a second region on the second side of the substrate, and the first region and the second region are separated from each other in the third direction.

6. The capacitor structure according to claim 1 , wherein the first trenches and the second trenches are separated in the first direction.

7. The capacitor structure according to claim 6 , wherein the first trenches and the second trenches are separated in the third direction.

8. The capacitor structure according to claim 6 , wherein the first trenches and the second trenches are overlapped in the third direction.

9. The capacitor structure according to claim 6 , wherein the first trenches are disposed in a first region on the first side of the substrate, the second trenches are disposed in a second region on the second side of the substrate, and the first region and the second region are overlapped in the third direction.

10. The capacitor structure according to claim 6 , wherein the first trenches are disposed in a first region on the first side of the substrate, the second trenches are disposed in a second region on the second side of the substrate, and the first region and the second region are separated from each other in the third direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 29, 2020
From: HU, TENG-CHUAN; LIN, CHU-FU; CHEN, CHUN-HUNG
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 054760/0697 →
Continuity (1)
Related Publication 20220208958A1 · Jun 30, 2022