IP Library Granted Patent US 11,756,865
Granted Patent B2
US 11,756,865 · App. 17/141,035 · Granted Sep 12, 2023

Electronic device having substrate

Inventors: Sheng-Che Hung (Hsinchu County, TW); Shih-Hsien Wu (Taoyuan, TW); Yu-Wei Huang (Chiayi, TW)
Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
H01L23/485H05K1/114H05K1/115H05K3/303H05K3/421H05K2201/09609
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,756,865
App. No.
17/141,035
Granted
Sep 12, 2023
Kind
B2
Abstract

An electronic device having a substrate includes a substrate and at least one outer layer. The substrate has a plurality of first vias. The outer layer has a plurality of second vias. The outer layer is disposed on a side of the substrate. The first vias have a larger distribution density or quantity than the second vias so that a portion of the first vias are electrically connected to the second vias, and a portion of the first vias are electrically floating.

Claims (28)

1. An electronic device, comprising:

a substrate, having a plurality of first vias; and

at least one outer layer, having a plurality of second vias,

wherein the at least one outer layer is disposed on a side of the substrate,

wherein the plurality of first vias has a larger distribution density or quantity than the plurality of second vias, so that a part of the first vias are electrically connected to the plurality of second vias, and another part of the first vias are electrically floating.

2. The electronic device according to claim 1 , wherein each of the plurality of first vias is solid.

3. The electronic device according to claim 1 , wherein the plurality of first vias are arranged in an array.

4. The electronic device according to claim 1 , wherein the plurality of second vias are electrically connected to the plurality of first vias in a one-to-one manner.

5. The electronic device according to claim 1 , wherein the plurality of second vias are electrically connected to the plurality of first vias in a one-to-plurality manner.

6. The electronic device according to claim 1 , further comprising a conductive trace, disposed on the at least one outer layer and electrically connected to at least two of the plurality of second vias.

7. The electronic device according to claim 1 , wherein the plurality of first vias comprise a ground via and a signal via, and the ground via is arranged adjacent to the signal via.

8. The electronic device according to claim 1 , wherein the plurality of first vias comprise a plurality of ground vias and a signal via, and the plurality of ground vias are arranged around the signal via.

9. The electronic device according to claim 1 , wherein the plurality of first vias comprise a plurality of ground vias and a plurality of signal vias, and the plurality of ground vias and the plurality of signal vias are arranged in an alternate manner.

10. The electronic device according to claim 1 , further comprising an electrical component embedded or buried in the substrate.

11. The electronic device according to claim 10 , wherein at least one of the plurality of first vias penetrates through the electrical component.

12. The electronic device according to claim 10 , wherein the at least one outer layer has a third via, and the third via is electrically connected to the electrical component.

13. The electronic device according to claim 10 , wherein the electrical component is an active component or a passive component.

14. The electronic device according to claim 1 , further comprising an electrical component disposed on the at least one outer layer and electrically connected to at least one of the plurality of second vias.

15. The electronic device according to claim 14 , wherein the electrical component is an active component or a passive component.

16. The electronic device according to claim 1 , wherein the plurality of first vias are arranged in a plurality of groups, two of the first vias adjacent to each other in one of the plurality of groups are spaced apart by a first center distance, any two of the first vias respectively located in any two of the plurality of groups adjacent to each other are spaced apart by a second center distance, and the first center distance is smaller than the second center distance.

17. The electronic device according to claim 16 , wherein in one of the plurality of groups, at least one of the first vias is a signal via, and at least one of the first vias is a ground via.

18. The electronic device according to claim 16 , wherein in one of the groups, at least one of the first vias is a signal via, and at least one of the first vias is electrically floating.

19. The electronic device according to claim 16 , wherein in one of the groups, at least one of the first vias is a ground via, and at least one of the first vias is electrically floating.

20. The electronic device according to claim 16 , wherein in one of the groups, at least one of the first vias is a signal via, at least one of the first vias is a ground via, and at least one of the first vias is electrically floating.

21. The electronic device according to claim 1 , wherein each of the plurality of first vias has an outer diameter ranging from 5 μm to 100 μm.

22. The electronic device according to claim 1 , wherein a center distance between every two of the plurality of first vias adjacent to each other is in micrometer scale.

23. The electronic device according to claim 1 , wherein the substrate comprises a core layer made of a material selected from a group consisting of a semiconductor material and a non-conductive material.

24. The electronic device according to claim 1 , wherein the substrate comprises a core layer made of a material selected from a group consisting of silicon, gallium, germanium, gallium nitride, and epoxy resin.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2021
From: HUNG, SHENG-CHE; WU, SHIH-HSIEN; HUANG, YU-WEI
To: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
Reel/Frame 054918/0765 →
Priority Claims (1)
TW 109129162 · Aug 26, 2020 · national
Continuity (2)
Provisional Application 62978167 · Feb 18, 2020
Related Publication 20210257279A1 · Aug 19, 2021