IP Library Granted Patent US 12,354,461
Granted Patent B2
US 12,354,461 · App. 17/141,364 · Granted Jul 8, 2025

Temporary security bypass method and apparatus

Inventors: Michael Lamb (Rancho Santa Fe, CA); Carlo Q. Petrucci (San Marcos, CA)
Assignee: Universal Electronics Inc.
G08B25/008G08B13/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,354,461
App. No.
17/141,364
Granted
Jul 8, 2025
Kind
B2
Abstract

A method, system, and apparatus for temporarily disarming a barrier alarm in a security system. In one embodiment, a method is described, performed by a barrier alarm in communication with a central controller, where the barrier alarm receives a first signal from a user interface on the barrier alarm to disarm the barrier alarm, disables the barrier alarm in response to receiving the indication, and re-arming the barrier alarm upon receipt of a second signal from a sensor that forms part of the barrier alarm.

Claims (30)

1. A method performed by a security system control device having a processor in a security system for bypassing a barrier alarm monitored by the security system control device, the method comprising:

receiving, by the processor, a command to bypass the barrier alarm directly from a user via use of a wireless communication device wirelessly coupled to the security system control device;

storing, by the processor, an indication in a memory coupled to the processor indicating that the barrier alarm has been bypassed; and

while the barrier alarm is bypassed:

receiving, by the processor via a receiver coupled to the processor, an alarm signal from the barrier alarm, the alarm signal comprising an identification of the barrier alarm;

in response to receiving the alarm signal, determining, by the processor, from the indication stored in the memory whether the barrier alarm has been bypassed;

ignoring, by the processor, the alarm signal when the barrier alarm has been bypassed; and

generating an alarm condition when a predetermined message is not received from the barrier alarm within a predetermined amount of time.

2. The method of claim 1 , wherein the command to bypass the barrier alarm comprises an instruction to ignore, by the processor, future alarm signals received from the barrier alarm of a plurality of barrier alarms monitored by the security system control device.

3. The method of claim 1 , further comprising: in response to receiving the command to bypass the barrier alarm, transmitting, by the processor via a communication interface, a message to a remote location indicating that the barrier alarm has been bypassed.

4. The method of claim 1 , further comprising: receiving, by the processor, a second command to bypass a second barrier alarm from a second barrier alarm; receiving, by the processor, a second alarm signal; storing, by the processor, a second indication in the memory coupled to the processor indicating that the second barrier alarm has been bypassed; in response to receiving the second alarm signal, determining, by the processor, from the second indication stored in the memory whether the second barrier alarm has been bypassed; and ignoring, by the processor, the second alarm signal when the second barrier alarm has been bypassed.

5. The method of claim 1 , wherein the first mode of operation is armed-home and the second mode of operation is armed-away.

6. The method of claim 1 , further comprising: in response to receiving the further command to change the operating mode of the security system, providing, by the processor, an indication that the barrier alarm has changed status from being bypassed to being monitored.

7. The method of claim 1 , wherein the command to bypass the barrier alarm comprises a first identification of the barrier alarm, and the indication comprises the first identification, and determining whether the barrier alarm has been bypassed after receiving the alarm signal comprises: comparing the first identification with the identification stored in the memory; and determining that the barrier alarm is bypassed when the first identification matches the identification stored in the memory.

8. A security system control device used in a security system for bypassing one or more barrier alarms monitored by the security system control device, comprising:

a receiver for receiving wireless signals;

a memory for storing processor-executable instructions;

a processor, coupled to the receiver and the memory, for executing the processor-executable instructions that causes the security system control device to:

receive a command, by the processor, provided directly to the security system control device from a user to bypass a first barrier alarm of the plurality of barrier alarms, wherein the command to bypass the first barrier alarm comprises an instruction to ignore, by the processor, future alarm signals received from the first barrier alarm;

store, by the processor, an indication in the memory that the first barrier alarm has been bypassed; and

while the first barrier alarm is bypassed:

receive, by the processor, an alarm signal from the first barrier alarm, the alarm signal comprising an identification of the first barrier alarm;

in response to receiving the alarm signal, determine, by the processor, from the indication stored in the memory whether the first barrier alarm has been bypassed;

ignore, by the processor, the alarm signal when the first barrier alarm has been bypassed; and

generate an alarm condition when a predetermined message is not received from the first barrier alarm within a predetermined amount of time.

9. The security system control device of claim 8 , wherein the processor-executable instructions comprise further instructions that cause the security system control device to: in response to receiving the command to bypass the first barrier alarm, provide, by the processor, a message to a remote location indicating that the first barrier alarm has been bypassed.

10. The security system control device of claim 8 , further comprising processor-executable instructions that causes the security system control device to: receive, by the processor, a second command to bypass a second barrier alarm from a second barrier alarm; storing, by the processor, a second indication in the memory coupled to the processor indicating that the second barrier alarm has been bypassed, receive, by the processor, a second alarm signal; in response to receiving the second alarm signal, determine, by the processor, from the second indication stored in the memory whether the second barrier alarm has been bypassed; and ignore, by the processor, the second alarm signal when the second barrier alarm has been bypassed.

11. The security system control device of claim 8 , wherein the first mode of operation is armed-home and the second mode of operation is armed-away.

12. The security system control device of claim 8 , wherein the processor-executable instructions comprise further instructions that cause the security system control device to: in response to receiving the further command to change the operating mode of the security system, provide, by the processor, an indication that the first barrier alarm has changed status from being bypassed to being monitored.

13. The security system control device of claim 8 , wherein the command to bypass the first barrier alarm comprises a first identification of the first barrier alarm, and the indication comprises the first identification, and the processor-executable instructions that causes the security system control device to determine whether the first barrier alarm has been bypassed after receiving the alarm signal comprises instructions that cause the security system control device to: compare the first identification with the identification stored in the memory; and determine that the first barrier alarm is bypassed when the first identification matches the identification.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2025
From: ECOLINK INTELLIGENT TECHNOLOGY, INC.
To: UNIVERSAL ELECTRONICS INC.
Reel/Frame 069825/0183 →
SECURITY INTEREST Recorded May 15, 2024
From: UNIVERSAL ELECTRONICS INC.
To: U.S. BANK NATIONAL ASSOCIATION
Reel/Frame 067417/0402 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2021
From: LAMB, MICHAEL; PETRUCCI, CARLO Q.
To: ECOLINK INTELLIGENT TECHNOLOGY, INC.
Reel/Frame 054810/0198 →
Continuity (5)
Division 16677167 · Nov 7, 2019
Division 15963201 · Apr 26, 2018
Division 15005724 · Jan 25, 2016
Division 13433169 · Mar 28, 2012
Related Publication 20210125485A1 · Apr 29, 2021
References Cited (60)
US 5086385A · Launey · 1992 [cited by examiner]
US 5835015A · Ikeda · 1998 [cited by examiner]
US 5936522A · Vogt · 1999 [cited by applicant]
US 6225903B1 · Soloway et al. · 2001 [cited by applicant]
US 7711796B2 · Gutt · 2010 [cited by examiner]
US 8577392B1 · Pai · 2013 [cited by examiner]
US 9542832B1 · Fu · 2017 [cited by examiner]
US 9589446B1 · Dey · 2017 [cited by examiner]
US 9685071B1 · Fu · 2017 [cited by examiner]
US 9805583B2 · Dey · 2017 [cited by examiner]
US 20010025349A1 · Sharood · 2001 [cited by examiner]
US 20010029585A1 · Simon · 2001 [cited by examiner]
US 20030065407A1 · Johnson · 2003 [cited by examiner]
US 20040090327A1 · Soloway et al. · 2004 [cited by applicant]
US 20040172657A1 · Phillips · 2004 [cited by examiner]
US 20050193429A1 · Demopoulos · 2005 [cited by examiner]
US 20050280529A1 · Hinkson · 2005 [cited by examiner]
US 20060092011A1 · Simon · 2006 [cited by examiner]
US 20060181401A1 · Martin · 2006 [cited by examiner]
US 20070069894A1 · Lee et al. · 2007 [cited by applicant]
US 20070220907A1 · Ehlers · 2007 [cited by examiner]
US 20080094202A1 · Martin · 2008 [cited by examiner]
US 20080162364A1 · Martin · 2008 [cited by examiner]
US 20080186173A1 · Gates · 2008 [cited by applicant]
US 20090140858A1 · Gore et al. · 2009 [cited by applicant]
US 20090167862A1 · Jentoft · 2009 [cited by examiner]
US 20100023865A1 · Fulker · 2010 [cited by examiner]
US 20110015797A1 · Gilstrap · 2011 [cited by examiner]
US 20110026568A1 · Hadizad et al. · 2011 [cited by applicant]
US 20110046792A1 · Imes · 2011 [cited by examiner]
US 20110074561A1 · Mackjust · 2011 [cited by examiner]
US 20110172836A1 · Boss · 2011 [cited by examiner]
US 20120169487A1 · Poder · 2012 [cited by examiner]
US 20130057404A1 · Thibault · 2013 [cited by applicant]
US 20130076507A1 · Petricoin, Jr. · 2013 [cited by examiner]
US 20130076513A1 · Eskildsen et al. · 2013 [cited by applicant]
US 20130151012A1 · Shetty · 2013 [cited by examiner]
US 20130331087A1 · Shoemaker · 2013 [cited by examiner]
US 20140070959A1 · Bhargava · 2014 [cited by examiner]
US 20140099926A1 · Haghgou · 2014 [cited by examiner]
US 20140253316A1 · Addy · 2014 [cited by examiner]
US 20140266719A1 · Dunn · 2014 [cited by examiner]
US 20140313032A1 · Sager · 2014 [cited by examiner]
US 20150052578A1 · Yau · 2015 [cited by examiner]
US 20150148965A1 · Lemire · 2015 [cited by examiner]
US 20160013646A1 · Akerson · 2016 [cited by examiner]
US 20160054023A1 · Baker · 2016 [cited by examiner]
US 20160182535A1 · Probin · 2016 [cited by examiner]
US 20160189526A1 · Kennedy · 2016 [cited by examiner]
US 20160189532A1 · Malhotra · 2016 [cited by examiner]
US 20160234232A1 · Poder · 2016 [cited by examiner]
US 20160266606A1 · Ricci · 2016 [cited by examiner]
US 20160300463A1 · Mahar · 2016 [cited by examiner]
US 20170213447A1 · Horrocks · 2017 [cited by examiner]
US 20170221343A1 · Dey · 2017 [cited by examiner]
US 20180047265A1 · Rodolico · 2018 [cited by examiner]
US 20180047278A1 · Dey · 2018 [cited by examiner]
US 20180102044A1 · Lamb · 2018 [cited by examiner]
US 20200134237A1 · Rexilius · 2020 [cited by examiner]
US 20200184114A1 · Leiserson · 2020 [cited by examiner]