IP Library Granted Patent US 11,695,100
Granted Patent B2
US 11,695,100 · App. 17/151,862 · Granted Jul 4, 2023

Light emitting diode containing a grating and methods of making the same

Inventor: Zhen Chen (Dublin, CA)
Assignee: NANOSYS, INC.
H01L33/58H01L24/03H01L24/05H01L24/11H01L24/81H01L25/167H01L33/60H01L24/13H01L24/16H01L33/0093H01L33/12H01L33/32H01L33/42H01L33/62H01L2224/0347H01L2224/03849H01L2224/05082H01L2224/05166H01L2224/05169H01L2224/05181H01L2224/05573H01L2224/05611H01L2224/05669H01L2224/1147H01L2224/11849H01L2224/13111H01L2224/13139H01L2224/13147H01L2224/16148H01L2224/8181H01L2224/81224H01L2224/81815H01L2924/12041H01L2933/0058H01L2933/0066H01L2933/0083
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,695,100
App. No.
17/151,862
Granted
Jul 4, 2023
Kind
B2
Abstract

A light emitting diode (LED) includes a n-doped semiconductor material layer, a p-doped semiconductor material layer, an active region disposed between the n-doped semiconductor layer and the p-doped semiconductor layer, and a photonic crystal grating configured to increase the light extraction efficiency of the LED.

Claims (77)

1. A light emitting diode (LED), comprising:

a n-doped semiconductor material layer;

a p-doped semiconductor material layer;

an active region disposed between the n-doped semiconductor layer and the p-doped semiconductor layer; and

a photonic crystal grating configured to increase the light extraction efficiency of the LED, wherein the LED has a width of 100 microns or less.

2. The LED of claim 1 , wherein the grating comprises nanostructures configured to guide the light emitted from the active region in a direction substantially perpendicular to a plane of the active region.

3. The LED of claim 2 , further comprising:

a reflector; and

a transparent conductive oxide anode contact located between the reflector and the p-type semiconductor layer,

wherein the nanostructures are located between the reflector and the p-type semiconductor material layer.

4. The LED of claim 3 , wherein the nanostructures are located in the transparent conductive oxide anode contact.

5. A light emitting diode (LED), comprising:

a n-doped semiconductor material layer;

a p-doped semiconductor material layer;

an active region disposed between the n-doped semiconductor layer and the p-doped semiconductor layer; and

a photonic crystal grating configured to increase the light extraction efficiency of the LED, wherein the LED has a width of 100 microns or less, the grating comprises nanostructures configured to guide the light emitted from the active region in a direction substantially perpendicular to a plane of the active region, and the nanostructures are located between the n-doped semiconductor material layer and the active region.

6. The LED of claim 2 , further comprising a buffer semiconductor layer, wherein the n-doped semiconductor material layer is located between the active region and the buffer semiconductor layer.

7. A light emitting diode (LED), comprising:

a n-doped semiconductor material layer;

a p-doped semiconductor material layer;

an active region disposed between the n-doped semiconductor layer and the p-doped semiconductor layer;

a buffer semiconductor layer, wherein the n-doped semiconductor material layer is located between the active region and the buffer semiconductor layer, and

a photonic crystal grating configured to increase the light extraction efficiency of the LED, wherein the LED has a width of 100 microns or less, the grating comprises nanostructures configured to guide the light emitted from the active region in a direction substantially perpendicular to a plane of the active region, and the nanostructures are located on a lower surface of the buffer semiconductor layer opposite to an upper surface facing the active region.

8. A light emitting diode (LED), comprising:

a n-doped semiconductor material layer;

a p-doped semiconductor material layer;

an active region disposed between the n-doped semiconductor layer and the p-doped semiconductor layer;

a buffer semiconductor layer, wherein the n-doped semiconductor material layer is located between the active region and the buffer semiconductor layer, and

a photonic crystal grating configured to increase the light extraction efficiency of the LED, wherein the LED has a width of 100 microns or less, the grating comprises nanostructures configured to guide the light emitted from the active region in a direction substantially perpendicular to a plane of the active region, and the nanostructures are located in the buffer semiconductor layer.

9. A light emitting diode (LED), comprising:

a n-doped semiconductor material layer;

a p-doped semiconductor material layer;

an active region disposed between the n-doped semiconductor layer and the p-doped semiconductor layer;

a buffer semiconductor layer, wherein the n-doped semiconductor material layer is located between the active region and the buffer semiconductor layer, and

a photonic crystal grating configured to increase the light extraction efficiency of the LED, wherein the LED has a width of 100 microns or less, the grating comprises nanostructures configured to guide the light emitted from the active region in a direction substantially perpendicular to a plane of the active region, and the nanostructures are located in the n-doped semiconductor material layer.

10. The LED of claim 1 , wherein the grating comprises:

a photonic crystal layer formed of a dielectric material;

nanostructures comprising holes formed in the photonic crystal layer; and

electrical contacts that extend through the holes in the photonic crystal layer.

11. The LED of claim 1 , wherein:

the grating comprises nanostructures arranged in an array; and

a pitch of the array is at least twice as large as a width of the nanostructures.

12. The LED of claim 11 , wherein:

the nanostructures have the width ranging from about 230 nm to about 740 nm; and

the array has the pitch ranging from about 460 nm to about 1480 nm.

13. The LED of claim 1 , wherein the grating comprises nanostructures comprising:

(i) transparent conductive oxide pillars, or

(ii) holes in a transparent conductive oxide photonic crystal layer.

14. The LED of claim 1 , wherein the grating comprises nanostructures comprising:

(i) polymer pillars; or

(ii) holes in a polymer photonic crystal layer.

15. A method of forming a light emitting diode (LED), comprising:

forming a n-doped semiconductor material layer over a substrate;

forming an active region over the n-doped semiconductor material layer;

forming a p-doped semiconductor material layer over the active region;

forming a reflector over the p-doped semiconductor material layer; and

forming a photonic crystal grating configured to increase the light extraction efficiency of the LED, wherein the LED has a width of 100 microns or less.

16. The method of claim 15 , wherein the grating comprises nanostructures configured to guide the light emitted from the active region in a direction substantially perpendicular to a plane of the active region.

17. The method of claim 16 , wherein the nanostructures are located between the reflector and the p-type semiconductor region.

18. The method of claim 17 , further comprising forming a transparent conductive oxide anode contact over the p-type semiconductor layer, wherein the nanostructures are located in the transparent conductive oxide anode contact.

19. A method of forming a light emitting diode (LED), comprising:

forming a n-doped semiconductor material layer over a substrate;

forming an active region over the n-doped semiconductor material layer;

forming a p-doped semiconductor material layer over the active region;

forming a reflector over the p-doped semiconductor material layer; and

forming a photonic crystal grating configured to increase the light extraction efficiency of the LED, wherein the LED has a width of 100 microns or less, wherein the grating comprises nanostructures configured to guide the light emitted from the active region in a direction substantially perpendicular to a plane of the active region, and the nanostructures are located between the n-doped semiconductor material layer and the active region.

20. A method of forming a light emitting diode (LED), comprising:

forming a n-doped semiconductor material layer over a substrate;

forming an active region over the n-doped semiconductor material layer;

forming a p-doped semiconductor material layer over the active region;

forming a reflector over the p-doped semiconductor material layer;

forming a photonic crystal grating configured to increase the light extraction efficiency of the LED, wherein the LED has a width of 100 microns or less, wherein the grating comprises nanostructures configured to guide the light emitted from the active region in a direction substantially perpendicular to a plane of the active region; and

forming a buffer semiconductor layer, such that the n-doped semiconductor material layer is formed over an upper surface of the buffer semiconductor layer,

wherein the nanostructures are located on a lower surface of the buffer semiconductor layer opposite to the upper surface, in the buffer semiconductor layer, or in the n-doped semiconductor material layer.

21. The method of claim 20 , further comprising forming airgaps in the photonic crystal grating between the buffer semiconductor layer and the n-doped semiconductor material layer.

22. The LED of claim 1 , wherein the LED has a width between 1 micron and 20 microns.

23. The method of claim 15 , wherein the LED has a width between 1 micron and 20 microns.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2024
From: GLO TECHNOLOGIES LLC
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 068297/0220 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2023
From: SYSONAN, INC.
To: GLO TECHNOLOGIES LLC
Reel/Frame 065178/0210 →
CHANGE OF NAME Recorded Oct 5, 2023
From: NANOSYS, INC.
To: SYSONAN, INC.
Reel/Frame 065156/0416 →
TERMINATION AND RELEASE OF PATENT SECURITY AGREEMENT RECORDED AT REEL 059569 / FRAME 0840 Recorded Sep 7, 2023
From: FORTRESS CREDIT CORP.,
To: NANOSYS, INC.
Reel/Frame 064836/0263 →
SECURITY INTEREST Recorded Apr 1, 2022
From: NANOSYS, INC.
To: FORTRESS CREDIT CORP., AS AGENT
Reel/Frame 059569/0840 →
NUNC PRO TUNC ASSIGNMENT Recorded Aug 13, 2021
From: GLO AB
To: NANOSYS, INC.
Reel/Frame 057184/0564 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2021
From: CHEN, ZHEN
To: GLO AB
Reel/Frame 054950/0641 →
Continuity (2)
Provisional Application 62963755 · Jan 21, 2020
Related Publication 20210226107A1 · Jul 22, 2021