IP Library › Granted Patent US 11,386,005
Granted Patent B2
US 11,386,005 · App. 17/156,308 · Granted Jul 12, 2022

Memory system, memory controller, and method of operating memory system for caching journal information for zone in the journal cache

Inventor: Chan Ho Ha (Icheon-si, KR)
Assignee: SK HYNIX INC.
G06F12/0804G06F12/1009G06F2212/1044G06F2212/657
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,386,005
App. No.
17/156,308
Granted
Jul 12, 2022
Kind
B2
Abstract

Disclosed are a memory system, a memory controller, and a method of operating a memory system. The memory system may control the memory device to store data into zones of memory blocks in the memory device by assigning each data to be written with an address subsequent to a most recently written address in a zone, store journal information including mapping information between a logical address and a physical address for one of the one or more zones in a journal cache, search for journal information corresponding to a target zone targeted to write data when mapping information for the target zone among the one or more zones is updated, and replace the journal information corresponding to the target zone with journal information including the updated mapping information.

Claims (39)

1. A memory system comprising:

a memory device including memory cells for storing data and operable to perform an operation on one or more memory cells including, a read operation for reading data stored in one or more memory cells, a program operation for writing new data into one or more memory cells, or an erase operation for deleting stored data in one or more memory cells; and

a memory controller in communication with the memory device and configured to control the memory device to perform an operation,

wherein the memory controller is further configured to:

control the memory device to store data into zones of memory blocks in the memory device by assigning each data to be written with an address subsequent to a most recently written address in a zone, wherein the zones of memory blocks are split from a namespace in the memory device;

storing, in a journal cache, journal information comprising mapping information between a logical address and a physical address for one of the one or more zones;

search, in the journal cache, for journal information corresponding to a target zone targeted to write data, when mapping information for the target zone among the one or more zones is updated; and

replace the journal information corresponding to the target zone with journal information comprising the updated mapping information,

wherein, when a number of pieces of information to be additionally stored in the journal cache is smaller than or equal to a first threshold, the memory controller evicts all pieces of journal information cached in the journal cache from the journal cache, and

wherein the memory controller migrates all pieces of journal information evicted from the journal cache to a journal buffer, and writes all pieces of journal information stored in the journal buffer in the memory device when a number of pieces of journal information to be additionally stored in the journal buffer is smaller than or equal to a second threshold.

2. The memory system of claim 1 , wherein the journal information corresponding to the target zone comprises a write pointer indicating an address for writing data in the target zone.

3. The memory system of claim 2 , wherein the memory controller updates the write pointer in a sequence in which a value of the write pointer increases.

4. The memory system of claim 1 , wherein, when searching for the journal information corresponding to the target zone in the journal cache, the memory controller searches for one or more pieces of journal information cached in the journal cache in an inverse chronological order of data storage events.

5. The memory system of claim 1 , wherein a size of the journal cache is proportional to a maximum value of a number of open zones available for writing data among the one or more zones.

6. A memory controller for a memory device, comprising:

a memory interface in communication with the memory device; and

a processor in communication with the memory device through the memory interface and configured to:

control the memory device to store data into zones of memory blocks in the memory device by assigning each data to be written with an address subsequent to a most recently written address in a zone, wherein the zones of memory blocks are split from a namespace in the memory device;

store, in a journal cache, journal information comprising mapping information between a logical address and a physical address for one of the one or more zones;

search, in the journal cache, for journal information corresponding to a target zone targeted to write data, when mapping information for the target zone among the one or more zones is updated; and

replace the journal information corresponding to the target zone with journal information comprising the updated mapping information,

wherein, when a number of pieces of journal information, which can be additionally stored in the journal cache, is smaller than or equal to a first threshold, the processor evicts all pieces of journal information cached in the journal cache from the journal cache, and

wherein the processor migrates all pieces of journal information evicted from the journal cache to a journal buffer, and when a number of pieces of journal information to be additionally stored in the journal buffer is smaller than or equal to a second threshold, writes all pieces of journal information stored in the journal buffer in the memory device.

7. The memory controller of claim 6 , wherein the journal information corresponding to the target zone comprises a write pointer indicating an address for writing data in the target zone.

8. The memory controller of claim 7 , wherein the processor updates the write pointer in a sequence in which a value of the write pointer increases.

9. The memory controller of claim 6 , wherein, when searching the journal information corresponding to the target zone, the processor searches for one or more pieces of journal information cached in the journal cache in an inverse chronological order.

10. The memory controller of claim 6 , wherein a size of the journal cache is proportional to a maximum value of a number of open zones available for writing data among the one or more zones.

11. A method of operating a memory system comprising a memory device, the method comprising:

controlling the memory device to store data into zones of memory blocks in the memory device by assigning each data to be written with an address subsequent to a most recently written address in a zone, wherein the zones of memory blocks are split from a namespace in the memory device;

storing, in a journal cache, journal information comprising mapping information between a logical address and a physical address for one of the one or more zones;

searching, in the journal cache, for journal information corresponding to a target zone targeted to write data when mapping information for the target zone among the one or more zones is updated;

replacing the journal information corresponding to the target zone with journal information comprising the updated mapping information,

when a number of pieces of information to be additionally stored in the journal cache, is smaller than or equal to a first threshold, evicting pieces of journal information cached in the journal cache from the journal cache,

migrating all pieces of journal information evicted from the journal cache to a journal buffer; and

when a number of pieces of journal information to be additionally stored in the journal buffer, is smaller than or equal to a second threshold, writing all pieces of journal information stored in the journal buffer in the memory device.

12. The method of claim 11 , wherein the journal information corresponding to the target zone comprises a write pointer indicating an address for writing data in the target zone.

13. The method of claim 12 , wherein the write pointer is updated in a sequence in which a value of the write pointer increases.

14. The method of claim 11 , wherein the searching for the journal information corresponding to the target zone in the journal cache comprises searching for one or more pieces of journal information cached in the journal cache in an inverse chronological order of data storage events.

15. The method of claim 11 , wherein a size of the journal cache is proportional to a maximum value of a number of open zones available for writing data among the one or more zones.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2021
From: HA, CHAN HO
To: SK HYNIX INC.
Reel/Frame 055006/0100 →
Priority Claims (1)
KR 10-2020-0082517 · Jul 6, 2020 · national
Continuity (1)
Related Publication 20220004496A1 · Jan 6, 2022
Cited By (1)
US 12,260,122