IP Library › Granted Patent US 11,806,750
Granted Patent B2
US 11,806,750 · App. 17/161,726 · Granted Nov 7, 2023

MEMS device

Inventors: Yutaka Kishimoto (Nagaokakyo, JP); Shinsuke Ikeuchi (Nagaokakyo, JP); Katsumi Fujimoto (Nagaokakyo, JP); Tetsuya Kimura (Nagaokakyo, JP); Fumiya Kurokawa (Nagaokakyo, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
B06B1/0603H10N30/1051H10N30/2047H10N30/871H10N30/877
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,806,750
App. No.
17/161,726
Granted
Nov 7, 2023
Kind
B2
Abstract

A MEMS device includes a piezoelectric layer made of a piezoelectric single crystal, a first electrode on a first surface of the piezoelectric layer, and a first layer covering the first surface of the piezoelectric layer. At least a portion of the piezoelectric layer is included in a membrane portion. The first electrode is covered with the first layer and includes a recess. The piezoelectric layer includes a through hole that passes through the piezoelectric layer between a surface of the piezoelectric layer, which is opposite to the first direction, and the recess at a position corresponding to at least a portion of the first electrode.

Claims (23)

1. A micro electro mechanical systems device comprising:

a piezoelectric layer;

a first electrode on a first surface of the piezoelectric layer; and

a first layer covering the first surface of the piezoelectric layer; wherein

the first electrode is covered with the first layer, and the first electrode includes a recess; and

the piezoelectric layer includes a through hole that passes through the piezoelectric layer between a second surface, which is opposite to the first surface, and the recess at a position corresponding to at least a portion of the first electrode.

2. The micro electro mechanical systems device according to claim 1 , wherein the first electrode has an etching rate lower than that of the piezoelectric material.

3. The micro electro mechanical systems device according to claim 1 , wherein the first electrode is an epitaxial growth layer.

4. The micro electro mechanical systems device according to claim 1 , further comprising a second electrode connected to the recess in the through hole.

5. The micro electro mechanical systems device according to claim 1 , wherein the first electrode has a laminated structure including a Ni film and a Ti film at a piezoelectric layer side of the Ni film, and a surface of the recess is below an interface between the Ni film and the Ti film in a laminated direction.

6. The micro electro mechanical systems device according to claim 1 , wherein the piezoelectric layer is made of a piezoelectric single crystal.

7. The micro electro mechanical systems device according to claim 1 , further comprising a lower electrode on the first surface of the piezoelectric layer and an upper electrode on the second surface of the piezoelectric layer.

8. The micro electro mechanical systems device according to claim 1 , further comprising:

interdigital electrodes on the second surface of the piezoelectric layer; wherein

the first electrode is a ground conductor.

9. The micro electro mechanical systems device according to claim 8 , wherein the recess is defined by a cutout at an end of the ground conductor.

10. The micro electro mechanical systems device according to claim 1 , wherein the piezoelectric layer includes at least one of LiTaO 3 , LiNbO 3 , ZnO, or lead magnesium niobate-lead titanate.

11. The micro electro mechanical systems device according to claim 1 , wherein the first layer is made of SiO 2 .

12. The micro electro mechanical systems device according to claim 1 , further comprising a substrate on which the piezoelectric layer is provided.

13. The micro electro mechanical systems device according to claim 12 , wherein the substrate is a silicon-on-insulator substrate.

14. The micro electro mechanical systems device according to claim 12 , wherein

the substrate includes an active portion and a base portion; and

an insulating layer is interposed between the active portion and the base portion.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2021
From: KISHIMOTO, YUTAKA; IKEUCHI, SHINSUKE; FUJIMOTO, KATSUMI; KIMURA, TETSUYA; KUROKAWA, FUMIYA
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 055071/0682 →
Priority Claims (1)
JP 2018-142877 · Jul 30, 2018 · national
Continuity (2)
Continuation PCTJP2019027306 · Jul 10, 2019
Related Publication 20210146402A1 · May 20, 2021
Cited By (1)
US 12,439,823