IP Library Granted Patent US 11,696,245
Granted Patent B2
US 11,696,245 · App. 17/171,492 · Granted Jul 4, 2023

Synchronization signal transmission method and apparatus

Inventors: Chao Li (Beijing, CN); Pu Yuan (Shenzhen, CN)
Assignee: Huawei Technologies Co., Ltd.
H04W56/0015H04L27/2607H04W84/06
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,696,245
App. No.
17/171,492
Granted
Jul 4, 2023
Kind
B2
Abstract

According to the method and the apparatus, a first device generates a first synchronization sequence and/or a second synchronization sequence, where the first synchronization sequence is different from any sequence of a third synchronization sequence set, and/or the second synchronization sequence is different from any sequence of a fourth synchronization sequence set.

Claims (555)

1. A method, comprising:

generating a sidelink primary synchronization sequence d 1 (n), wherein the sidelink primary synchronization sequence d 1 (n) satisfies:

d 1 (n)=1−2x(m′), wherein:

m′=(n+Δ+43N ID (2) ′)mod 127, 0≤n<127, N ID (2) ′∈{0,1,2}, and Δ=22, wherein

x(i+7)=(x(i+4)+x(i))mod 2, and

[x(6) x(5) x(4) x(3) x(2) x(1) x(0)]=[1 1 1 0 1 1 0]; and

transmitting a sidelink primary synchronization signal corresponding to the sidelink primary synchronization sequence d 1 (n).

2. The method according to claim 1 , wherein the sidelink primary-first synchronization sequence d 1 (n) is a cyclic shift of any sequence d 3 (n) of a third synchronization sequence set, and wherein each sequence d 3 (n) of the third synchronization sequence set satisfies:

d

3

(

n

)

=

1

-

2

x

(

m

)

m

=

(

n

+

43

·

N

ID

(

2

)

)

mod

127

0

n

<

127

,

 wherein

x(i+7)=(x(i+4)+x(i))mod 2, N ID (2) ∈{0,1,2}, and

[x(6) x(5) x(4) x(3) x(2) x(1) x(0)]=[1 1 1 0 1 1 0].

3. The method according to claim 2 , wherein the sidelink primary-synchronization sequence d 1 (n) is different from each sequence d 3 (n) of the third synchronization sequence set.

4. The method according to claim 1 , further comprising:

generating a second synchronization sequence d 2 (n), wherein the second synchronization sequence d 2 (n) satisfies:

d 2 (n)=d 2 1 (n)·d 2 2 (n)=[1−2x 0 ((n+m 0 ′)mod 127)][1−2x 1 ((n+m 1 ′)mod 127)], wherein 0≤n<127; and

m

0

=

15

N

ID

(

1

)

1

1

2

+

Θ

+

5

N

ID

(

2

)

 and m 1 ′=N ID (1) ′ mod 112, and wherein N ID (1) ′∈{0,1, . . . ,335}, N ID (2) ′∈{0,1,2}, and Θ is a non-zero integer, and

wherein:

x 0 (i+7)=(x 0 (i+3)+x 0 (i))mod 2, wherein x 0 (0) to x 0 (6) to are initial values; or

x 0 (i+7)=(x 0 (i+4)+x 0 (i))mod 2, x 1 (i+7)=(x 1 (i+1)+x 1 (i))mod 2, and wherein:

[x 0 (6) x 0 (5) x 0 (4) x 0 (3) x 0 (2) x 0 (1) x 0 (0)]=[0 0 0 0 0 0 1], and

[x 1 (6) x 1 (5) x 1 (4) x 1 (3) x 1 (2) x 1 (1) x 1 (0)]=[0 0 0 0 0 0 1]; and

transmitting a second synchronization signal corresponding to the second synchronization sequence d 2 (n).

5. The method according to claim 4 , wherein:

the second synchronization sequence d 2 (n) is different from each sequence d 4 (n) of a fourth synchronization sequence set, wherein the sequence d 2 1 (n) is a cyclic shift of a sequence d 4 1 (n), or the sequence d 2 2 (n) is a cyclic shift of a sequence d 4 2 (n); or generator polynomials corresponding to the second synchronization sequence d 2 (n) are different from generator polynomials corresponding to any sequence d 4 (n) of the fourth synchronization sequence set;

each sequence d 4 (n) of the fourth synchronization sequence set satisfies:

d

4

(

n

)

=

d

4

1

(

n

)

·

d

4

2

(

n

)

=

[

1

-

2

x

0

(

(

n

+

m

0

)

mod

127

)

]

[

1

-

2

x

1

(

(

n

+

m

1

)

mod

127

)

]

m

0

=

15

N

ID

(

1

)

1

1

2

+

5

N

ID

(

2

)

m

1

=

N

ID

(

1

)

mod

112

;

the generator polynomials corresponding to the any sequence d 4 (n) of the fourth synchronization sequence set are:

x 0 (i+7)=(x 0 (i+4)+x 0 (i))mod 2, x 1 (i+7)=(x 1 (i+1)+x 1 (i))mod 2, N ID (2) ∈{0,1,2}, N ID (1) ∈{0, 1, . . . ,335}, and

[x 0 (6) x 0 (5) x 0 (4) x 0 (3) x 0 (2) x 0 (1) x 0 (0)]=[0 0 0 0 0 0 1] and

[x 1 (6) x 1 (5) x 1 (4) x 1 (3) x 1 (2) x 1 (1) x 1 (0)]=[0 0 0 0 0 0 1].

6. The method according to claim 1 , further comprising:

determining a synchronization signal identity N ID from a synchronization signal identity set; and

determining a first identity N ID (1) ′ or a second identity N ID (2) ′ based on the synchronization signal identity N ID , wherein N ID (1) ′=N ID mod 336 and N ID (2) ′=└N ID /336┘.

7. The method according to claim 6 , wherein the synchronization signal identity N ID is determined by a first device, the synchronization signal identity set comprises one or more subsets, and each subset of the one or more subsets separately indicates at least one of the following information:

that a timing reference of the first device is a network device;

that the timing reference of the first device is a second device that uses a network device as a timing reference;

that the timing reference of the first device is a satellite;

that the timing reference of the first device is a second device that uses a satellite as a timing reference; or

that the timing reference of the first device is the first device or a second device that is not synchronized with a network device or a satellite.

8. An apparatus, comprising:

one or more processors; and

a memory, wherein the memory stores a computer program executable by the one or more processors, and when the computer program stored in the memory is executed, the one or more processors execute operations comprising:

generating a sidelink primary synchronization sequence d 1 (n), wherein the sidelink primary synchronization sequence d 1 (n) satisfies:

d 1 (n)=1−2x(m′), wherein:

m′=(n+Δ+43N ID (2) ′)mod 127, 0≤n<127, N ID (2) ′∈{0,1,2}, and Δ=22, wherein

x(i+7)=(x(i+4)+x(i))mod 2, and

[x(6) x(5) x(4) x(3) x(2) x(1) x(0)]=[1 1 1 0 1 1 0]; and

transmitting a sidelink primary synchronization signal corresponding to the sidelink primary synchronization sequence d 1 (n).

9. The apparatus according to claim 8 , wherein the sidelink primary-synchronization sequence d 1 (n) is a cyclic shift of any sequence d 3 (n) of a third synchronization sequence set, and wherein each sequence d 3 (n) of the third synchronization sequence set satisfies:

d 3 (n)=1−2x(m), wherein:

m=(n+43·N ID (2) )mod 127,

x(i+7)=(x(i+4)+x(i))mod 2, N ID (2) ∈{0,1,2}, and

[x(6) x(5) x(4) x(3) x(2) x(1) x(0)]=[1 1 1 0 1 1 0].

10. The apparatus according to claim 9 , wherein the sidelink primary-synchronization sequence d 1 (n) is different from each sequence d 3 (n) of the third synchronization sequence set.

11. The apparatus according to claim 8 , wherein the one or more processors further execute operations comprising:

generating a second synchronization sequence d 2 (n), wherein the second synchronization sequence d 2 (n) satisfies:

d 2 (n)=d 2 1 (n)·d 2 2 (n)=[1−2x 0 ((n+m 0 ′)mod 127)][1−2x 1 ((n+m 1 ′)mod 127)], wherein 0 n<127; and

m

0

=

15

N

ID

(

1

)

1

1

2

+

Θ

+

5

N

ID

(

2

)

 and m 1 ′=N ID (1) ′ mod 112 wherein N ID (1) ′∈{0,1, . . . , 335}, N ID (2) ′∈{0,1,2}, and Θ is a non-zero integer,

wherein:

x 0 (i+7)=(x 0 (i+3)+x 0 (i))mod 2, wherein x 0 (0) x 0 (6) to are initial values; or

x 0 (i+7)=(x 0 (i+4)+x 0 (i))mod 2, x 1 (i+7)=(x 1 (i+1)+x 1 (i))mod 2, and

[x 0 (6) x 0 (5) x 0 (4) x 0 (3) x 0 (2) x 0 (1) x 0 (0)]=[0 0 0 0 0 0 1], and

[x 1 (6) x 1 (5) x 1 (4) x 1 (3) x 1 (2) x 1 (1) x 1 (0)]=[0 0 0 0 0 0 1]; and

transmitting a second synchronization signal corresponding to the second synchronization sequence d 2 (n).

12. The apparatus according to claim 11 , wherein:

the second synchronization sequence d 2 (n) is different from any sequence d 4 (n) of a fourth synchronization sequence set, wherein the sequence d 2 1 (n) is a cyclic shift of a sequence d 4 1 (n), or the sequence d 2 2 (n) is a cyclic shift of a sequence d 4 2 (n); or generator polynomials corresponding to the second synchronization sequence d 2 (n) are different from generator polynomials corresponding to any sequence d 4 (n) of the fourth synchronization sequence set; and

the any sequence d 4 (n) of the fourth synchronization sequence set satisfies:

d

4

(

n

)

=

d

4

1

(

n

)

·

d

4

2

(

n

)

=

[

1

-

2

x

0

(

(

n

+

m

0

)

mod

127

)

]

[

1

-

2

x

1

(

(

n

+

m

1

)

mod

127

)

]

m

0

=

15

N

ID

(

1

)

1

1

2

+

5

N

ID

(

2

)

m

1

=

N

I

D

(

1

)

mod

112

,

the generator polynomials corresponding to the any sequence d 4 (n) of the fourth synchronization sequence set are:

x 0 (i+7)=(x 0 (i+4)+x 0 (i))mod 2, x 1 (i+7)=(x i (i+1)+x 1 (i))mod 2, N ID (2) ∈{0,1,2}, N ID (1) ∈{0,1, . . . , 335}, and

[x 0 (6) x 0 (5) x 0 (4) x 0 (3) x 0 (2) x 0 (1) x 0 (0)]=[0 0 0 0 0 0 1], and

[x 1 (6) x 1 (5) x 1 (4) x 1 (3) x 1 (2) x 1 (1) x 1 (0)]=[0 0 0 0 0 0 1].

13. The apparatus according to claim 8 , wherein the one or more processors further execute operations comprising:

determining a synchronization signal identity N ID from a synchronization signal identity set; and

determining a first identity N ID (1) ′ or a second identity N ID (2) ′ based on the synchronization signal identity N ID , wherein N ID (1) ′=N ID mod 336, and N ID (2) ′=└N ID /336┘.

14. The apparatus according to claim 13 , wherein the apparatus is applied to a first device, the synchronization signal identity set comprises one or more subsets, and each subset of the one or more subsets separately indicates at least one of the following information:

that a timing reference of the first device is a network device;

that the timing reference of the first device is a second device that uses a network device as a timing reference;

that the timing reference of the first device is a satellite;

that the timing reference of the first device is a second device that uses a satellite as a timing reference; or

that the timing reference of the first device is the first device itself or a second device that is not synchronized with a network device or a satellite.

15. A non-transitory computer-readable storage medium storing instructions which, when executed by at least one processor of an apparatus, cause the apparatus to perform operations comprising:

generating a sidelink primary synchronization sequence d 1 (n), wherein the sidelink primary synchronization sequence satisfies:

d 1 (n)=1−2x(m′), wherein

m′=(n+Δ+43N ID (2) ′)mod 127, 0≤n<127, N ID (2) ′∈{0,1,2}, and Δ=22, wherein

x(i+7)=(x(i+4)+x(i))mod 2, and

[x(6) x(5) x(4) x(3) x(2) x(1) x(0)]=[1 1 1 0 1 1 0]; and

transmit a sidelink primary synchronization signal corresponding to the sidelink primary synchronization sequence d 1 (n).

16. The non-transitory computer-readable storage medium according to claim 15 , wherein the sidelink primary synchronization sequence d 1 (n) is a cyclic shift of any sequence of a third synchronization sequence set, and wherein each sequence of the third synchronization sequence set satisfies:

d 3 (n)=1−2x(m),

m=(n+43·N ID (2) )mod 127, wherein

x(i+7)=(x(i+4)+x(i))mod 2, N ID (2) ∈{0,1,2}, and

[x(6) x(5) x(4) x(3) x(2) x(1) x(0)]=[1 1 1 0 1 1 0].

17. The non-transitory computer-readable storage medium according to claim 16 , wherein the sidelink primary synchronization sequence d 1 (n) is different from each sequence of the third synchronization sequence set.

18. The non-transitory computer-readable storage medium according to claim 15 , wherein the instructions, when executed by at least one processor of an apparatus, cause the apparatus to perform operations further comprising

generating a second synchronization sequence d 2 (n), wherein the second synchronization sequence d 2 (n) satisfies:

d 2 (n)=d 2 1 (n) d 2 2 (n)=[1−2x 0 ((n+m 0 ′)mod 127)][1−2x 1 ((n+m 1 ′)mod 127)]; and

m

0

=

15

N

ID

(

1

)

1

1

2

+

Θ

+

5

N

ID

(

2

)

 and m 1 ′=N ID (1) ′ mod 112, wherein N ID (1) ∈{0, 1, . . . 335}, N ID (2) ′∈{0,1,2}, and Θ is a non-zero integer; and

wherein:

x 0 (i+7)=(x 0 (i+3)+x 0 (i))mod 2, wherein x 0 (0) to x 0 (6) are initial values; or

x 0 (i+7)=(x 0 (i+4)+x 0 (i))mod 2, x 1 (i+7)=(x 1 (i+1)+x 1 (i))mod 2, and

[x 0 (6) x 0 (5) x 0 (4) x 0 (3) x 0 (2) x 0 (1) x 0 (0)]=[0 0 0 0 0 0 1],

[x 1 (6) x 1 (5) x 1 (4) x 1 (3) x 1 (2) x 1 (1) x 1 (0)]=[0 0 0 0 0 0 1]; and

transmit a second synchronization signal corresponding to the second synchronization sequence d 2 (n).

19. The non-transitory computer-readable storage medium according to claim 18 , wherein:

the second synchronization sequence d 2 (n) is different from any sequence d 4 (n) of a fourth synchronization sequence set, wherein the sequence d 2 1 (n) is a cyclic shift of a sequence d 4 1 (n), or the sequence d 2 2 (n) is a cyclic shift of a sequence d 4 2 (n), or generator polynomials corresponding to the second synchronization sequence d 2 (n) are different from generator polynomials corresponding to each d 4 (n) sequence of the fourth synchronization sequence set;

each sequence d 4 (n) of the fourth synchronization sequence set satisfies:

d

4

(

n

)

=

d

4

1

(

n

)

·

d

4

2

(

n

)

=

[

1

-

2

x

0

(

(

n

+

m

0

)

mod

127

)

]

[

1

-

2

x

1

(

(

n

+

m

1

)

mod

127

)

]

m

0

=

15

N

ID

(

1

)

1

1

2

+

5

N

ID

(

2

)

m

1

=

N

ID

(

1

)

mod

112

,

 and

the generator polynomials corresponding to the any sequence d 4 (n) of the fourth synchronization sequence set are:

x 0 (i+7)=(x 0 (i+4)+x 0 (i))mod 2, x 1 (i+7)=(x 1 (i+1)+x 1 (i))mod 2, N ID (2) ∈{0,1,2}, N ID (1) ∈{0,1, . . . ,335}, and

[x 0 (6) x 0 (5) x 0 (4) x 0 (3) x 0 (2) x 0 (1) x 0 (0)]=[0 0 0 0 0 0 1], and

[x 1 (6) x 1 (5) x 1 (4) x 1 (3) x 1 (2) x 1 (1) x 1 (0)]=[0 0 0 0 0 0 1].

20. The non-transitory computer-readable storage medium according to claim 15 , wherein the instructions, when executed by at least one processor of an apparatus, cause the apparatus to perform operations further comprising:

determining a synchronization signal identity N ID from a synchronization signal identity set; and

determining a first identity N ID (1) ′ or a second identity N ID (2) ′ based on the synchronization signal identity N ID , wherein N ID (1) ′=N ID mod 336 and N ID (2) ′=└N ID /336┘.

21. The non-transitory computer-readable storage medium according to claim 20 , wherein the storage medium is comprised in a first device, the synchronization signal identity set comprises one or more subsets, and each subset of the one or more subsets separately indicates at least one of the following information:

that a timing reference of the first device is a network device;

that the timing reference of the first device is a second device that uses a network device as a timing reference;

that the timing reference of the first device is a satellite;

that the timing reference of the first device is a second device that uses a satellite as a timing reference; or

that the timing reference of the first device is the first device itself or a second device that is not synchronized with a network device or a satellite.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2021
From: LI, CHAO; YUAN, PU
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 055929/0344 →
Priority Claims (1)
CN 201810911157.8 · Aug 10, 2018 · national
Continuity (2)
Continuation PCTCN2019099724 · Aug 8, 2019
Related Publication 20210204238A1 · Jul 1, 2021