IP Library › Granted Patent US 11,502,173
Granted Patent B2
US 11,502,173 · App. 17/182,480 · Granted Nov 15, 2022

Semiconductor device, inverter circuit, drive, vehicle, and elevator

Inventor: Tatsuo Shimizu (Shinagawa, JP)
Assignee: KABUSHIKI KAISHA TOSHIBA
H01L29/1608H01L29/66666H01L29/7827
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,502,173
App. No.
17/182,480
Granted
Nov 15, 2022
Kind
B2
Abstract

A semiconductor device according to embodiments includes a gate electrode; a gate insulating layer; and a silicon carbide layer having a first plane and a second plane facing the first plane, the silicon carbide layer including a first silicon carbide region of p-type and a second silicon carbide region positioned between the first silicon carbide region and the gate insulating layer, and the second silicon carbide region including at least one oxygen atom bonded to four silicon atoms.

Claims (48)

1. A semiconductor device comprising:

a gate electrode;

a gate insulating layer; and

a silicon carbide layer having a first plane and a second plane facing the first plane, the silicon carbide layer including

a first silicon carbide region of p-type and

a second silicon carbide region positioned between the first silicon carbide region and the gate insulating layer, and the second silicon carbide region including at least one oxygen atom bonded to four silicon atoms.

2. The semiconductor device according to claim 1 ,

wherein oxygen concentration in the second silicon carbide region is 1×10 17 cm −3 or more and 1×10 23 cm −3 or less.

3. The semiconductor device according to claim 1 ,

wherein oxygen concentration in the second silicon carbide region is 3×10 19 cm −3 or more.

4. The semiconductor device according to claim 1 ,

wherein density of the at least one oxygen atom bonded to four silicon atoms in the second silicon carbide region is higher than density of at least one oxygen atom bonded to two silicon atoms in the second silicon carbide region.

5. The semiconductor device according to claim 1 ,

wherein density of the at least one oxygen atom bonded to four silicon atoms in the second silicon carbide region is higher than density of at least one oxygen atom bonded to a carbon atom in the second silicon carbide region.

6. The semiconductor device according to claim 1 ,

wherein oxygen concentration at a first position is less than 1×10 17 cm −3 , the first position is 20 nm away from an interface between the gate insulating layer and the silicon carbide layer toward the silicon carbide layer.

7. The semiconductor device according to claim 1 ,

wherein the second silicon carbide region is p-type.

8. The semiconductor device according to claim 1 ,

wherein the second silicon carbide region includes aluminum, and oxygen concentration in the second silicon carbide region is higher than aluminum concentration in the second silicon carbide region.

9. The semiconductor device according to claim 1 ,

wherein the silicon carbide layer and the gate insulating layer include at least one element selected from the group consisting of nitrogen (N), phosphorus (P), arsenic (As), antimony (Sb), bismuth (Bi), scandium (Sc), yttrium (Y), and lanthanoids (La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, and Lu), a distance from a second position to an interface between the gate insulating layer and the silicon carbide layer is 5 nm or less, and concentration of the at least one element is maximized in the second position.

10. The semiconductor device according to claim 9 ,

wherein concentration of the at least one element in the second position is 4×10 19 cm −3 or more.

11. The semiconductor device according to claim 1 ,

wherein the silicon carbide layer further including

a third silicon carbide region of n-type positioned between the second plane and the first silicon carbide region,

a fourth silicon carbide region of n-type positioned between the first silicon carbide region and the first plane and having n-type impurity concentration higher than n-type impurity concentration in the third silicon carbide region, and

a fifth silicon carbide region positioned between the third silicon carbide region and the gate insulating layer, and the fifth silicon carbide region including at least one oxygen atom bonded to four silicon atoms.

12. The semiconductor device according to claim 11 ,

wherein the fifth silicon carbide region is n-type.

13. The semiconductor device according to claim 11 ,

wherein the silicon carbide layer further including a sixth silicon carbide region positioned between the fourth silicon carbide region and the gate insulating layer, and the sixth silicon carbide region including at least one oxygen atom bonded to four silicon atoms.

14. The semiconductor device according to claim 13 ,

wherein the sixth silicon carbide region is n-type.

15. A semiconductor device comprising:

a gate electrode;

a gate insulating layer; and

a silicon carbide layer having a first plane and a second plane facing the first plane, the silicon carbide layer including

a first silicon carbide region of n-type and

a second silicon carbide region positioned between the first silicon carbide region and the gate insulating layer, and the second silicon carbide region including at least one oxygen atom bonded to four silicon atoms.

16. The semiconductor device according to claim 15 ,

wherein the silicon carbide layer further including a trench disposed on a side of the first plane, the trench having a first side face, a second side face, and a bottom face between the first side face and the second side face, and

the second silicon carbide region is positioned between the first silicon carbide region and the bottom face.

17. An inverter circuit comprising the semiconductor device according to claim 1 .

18. A drive comprising the semiconductor device according to claim 1 .

19. A vehicle comprising the semiconductor device according to claim 1 .

20. An elevator comprising the semiconductor device according to claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 1, 2022
From: SHIMIZU, TATSUO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 060066/0452 →
Priority Claims (1)
JP JP2020-134196 · Aug 6, 2020 · national
Continuity (1)
Related Publication 20220045175A1 · Feb 10, 2022
Cited By (1)
US 12,733,246